EXPERIMENT - V

ANALYSIS OF COMBINATIONAL LOGIC CIRCUITS FOR 2:1 MULTIPLEXER AND D & T FLIP FLOP

SLOT: L37 + L38

HARSH AVINASH 20BDS0190 Instructor: Mrs. Rajalakshmi S AIM:
To design a combinational logic sument sincuit for a 2:1
Huttiplener and T flip flop.

MATERIALS

HATERIALS: Latest version of LT Spice with the [Digital Logic] Library.

PRE-REQUISITES

FRE-REGUISITES

Know how logic gates, combination circuits work and how

the output varies depending on the input from the voltage
source.

How to construct and operate decoders, multipleners and encoders.

How to use LT spice and install the recessary libraries.

PROCEDURE

PROCEDURE

1. Download and install LT Spice with the correct libraries.

2. Once operational create a new simultation: profile and name it.

3. Drag and drop all necessary components to construct the wirait,
once completed.

4. Yo to advance settings and select PUISE under functions for
Voltage sources clock, D-Input, Do, Di and S.

1. V(initial) = 0

11. V(on) = 5

111. T (suise) = 1n

1V. T (fall) = 1n

-	v. And depending on name of inputs. a. clock	Tr 0411-0
	a. Clock	
	i = V(delay) = 1m	
	ii 6Ton = 1m	
	iii , T(period) = 2m	

b. D-Input	
i. V (delay) = Im	
(i. T(on) = 4m	2
iii. T (period) = 10m	o sin a ton binde o
c. Do Input	the T. Kan assessment
i. V(delay) = 1m	
11. T(on) = 4m /m	15.100E 11
iii. T(period) = 210m	the St. le minutes follow
d. Dø Input	
i. V(delay) = 2m	Article to the
$ii \cdot V(on) = 2m$	the similarly and cont
iii. T(period) = 2m	the realist value of the o
e. 5 Input	1 1 1 1
i. V (delay) = 4m	hos tendens, the
ii. T(on) = 4m	and the state of t
iii. T(period) = 8m	
f. Reset-TFF Inpul-	7737027334
i. V (delay) = 8m	thought have be diened
n: T(on) = 8m	There Innalogate
iii. T (portiod) = 16 m	easin tis work hors over
g. Clock - TFF Input	- July mi
(i) · V (delay) = Im	to the second sellens
T(on) = Im	Wall barrie was
ill T(period) - 2m	te Charlitte

	h. T-Input
	i. $v(delay) = 4m$
	ii. T(on) = 4m
-	iii. T(period) = 8m
	VI. Connect all of them accosidingly using the appropriate labels and make sure to ground all regularie ends of the voltage sources.
5.	For Voltage source Reset.
6	once done own the simulation under trans for com plat-
-	the output wave forms in three separate plots.
	a. D. Flip Flop
	1. Input plots
-	1. D-Input
+	2. Clock 3. Reset
-	
	ii. Oulput plots.
-	2 · 90
	b. 2:1 Multiplexer
	1. Input plots
, la	1. Do input
	2. Di input
	3. 3 input
	ii . Output plots
	1. Y output
	c. T Flip Flop.
	i. Input plots
	1. T- Input
	2- Clock - TFF
	3. Reset - TFF
	ii. Dutput plots
-	1. 01
	2-910


THEORY

MULTIPLEXER

Multiplener is a combinational circuit that has maximum of 2th clata enputs in selection lines and single output line. One of these data inputs will be connected to the output based on the values of of selection lines.

Since there are n'selection lines, there will be 2th possible combinations of zero's and ones. So, each combination will select only one data input. Multiplener is also called as Mux.

2X1 MULTIPLEXER



Select Value	is 5=0 and 1	tputs. The output The output is Di	when Select	value
1.5	Do	tile Die Tool	Y	
0	D	×	0	
u O MA rs	sur II to	V x 1 = 10	a Janeary	
		na rod blu		
en Kerlan	X. and	max 17 xi 31cc	27.1	
50, ignosting	The don't a	able denotes a d are conditions, ex ipical 2 to 1 Keel	e can derive	The

FLIP FLOP

A flip-flop is an electronic circuit with two stable states

Itaat can be used to stone binary data. The stoned data

can be changed by applying varying inputs. Flip-Flops

and latches are fundamental building blocks of digital


electronic systems used in computers, communications, and many
other tipes of systems. Elip-Flops and latches are used as

data stonage elements. It is the basic stonage element in

sequential logic. But first, let' clarify the difference between
a latch and flip-flop.

From the above output expression, the logic circuit of 2-tomultiplexer can be implemented using logic gates as shown
in figure. It consists of two AND gates, one NOT gate and
one OR gate when the select line, 5=0, the output of the lower
AND gate is zero, but the output of upper AND gate is Do.
Thus, the output generated by the OR gate is equal to Do

Similarly when S=1, the output of the upper AND gate is zero
but the output of lower AND gate is DI. Therefore, The output
of the OR gate is DI. Thus, the above given Boolean
expression is satisfied by this circuit.



D FLIP FLOP

The D Flip Flop is by far the most important of the clocked flip-flops as it ensures that inputs 5 and R are never equal to one at the same time. The D-type flip-flop are constructed from a galid SR flip-flop with an inverten added between the 5 and the R inputs to allow for a single D (Pata) input.

and the CLK	Landar at		1_0	-6
n a D flip f	lop the out	out can be only	at other t	imes,
tre output u	vill be und	input changes	court hall	
Service hards	A CAL	00		
Clock	D	a	Q'	
»o 1	. 0	0	Va al II	
` >> 1	0	0	1	
<i>,</i> ≫ 0	1	Justill o	1	
×			0	
Long Bloom	7		1100	
			dependent on	11.

T FLIP FLOP


In T flip flop "T" defines the term "Toggle". In SR FLIP FLOP, we provide only a single input called "Toggle" on "Torigger" imput to avoid an intermediate state occurance. Now this flip-flop works as a Toggle switch. The next output state is changed with the complement of the present state output. This process is known as "Toggling".

We can construct the "T Flip Flop" by making changes in the "JK Flip Flop" has only one input which


constructed by connecting the input of Ik flip flop In simple words, we is referred " JK Flip Flop" Output Toggle or Triggle Input Flip-Flop CIK Inverted output Q Neset Previous Q' a 0 T 0 0 0 0 0 0

SCHEMATIC DIAGRAM


2:1 MULTIPLEXER



T FLIP FLOP




D FLIP FLOP




OUTPUT WAVEFORMS


2:1 MULTIPLEXER



D FLIP FLOP



T FLIP FLOP



RESULTS AND INFERENCE:

The results are verified with the help of truth tables and LT SPICE results and hence the 2:1 Multiplexer and D Flip Flop are verified.