

## Group Name: 8 bit adder

### Members:

Arpan Khanna 200101121  
Mukul Lakra 200101069  
Aman Soni 200101012  
Om Gunjal 200101037  
Kartik Malaysia 200101053

### Description:

**PartA:** To minimize area overhead ( no. of FF, LUTs, BRAMs, etc.) of the given PQC code

Approach used includes inlining of the code to reduce the area overhead of the code.

In the file fips202.c, the following changes are made:

1. HLS INLINE in the functions keccak\_absorb, keccak\_squeezeblocks, shake\_128\_absorb, shake\_128\_squeezeblocks, shake256\_absorb, shake256\_squeezeblocks, shake\_128, shake\_256, sha3\_256, sha3\_512.
2. HLS ALLOCATION in the function keccak\_squeezeblocks.

In the file indcpa.c, the following changes are made:

1. HLS INLINE in the functions gen\_matrix, indcpa\_enc, indcpa\_dec.

In the file poly.c, the following changes are made:

1. HLS INLINE in the functions poly\_tomont, poly\_reduce, poly\_csubq, poly\_add, poly\_sub.

In the file polyvec.c, the following changes are made:

1. HLS INLINE in the functions polyvec\_ntt, polyvec\_invntt\_tomont, polyvec\_pointwise\_acc\_montgomery, polyvec\_reduce, polyvec\_csubq, polyvec\_add.

Old Values of Area:

BRAM\_18K: 81  
DSP48E: 145  
FF: 27242  
LUT: 122132

New Values of Area:

BRAM\_18K: 61

DSP48E: 134

FF: 13256

LUT: 50846

Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	251	-
FIFO	-	-	-	-	-
Instance	66	145	27044	120744	0
Memory	15	-	48	25	0
Multiplexer	-	-	-	1112	-
Register	-	-	150	-	-
Total	81	145	27242	122132	0
Available	2060	2800	607200	303600	0
Utilization (%)	3	5	4	40	0

Old values of area

Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	76	-	-	-
Expression	-	-	0	4808	-
FIFO	-	-	-	-	-
Instance	18	58	9831	41497	0
Memory	43	-	70	41	0
Multiplexer	-	-	-	4500	-
Register	-	-	3355	-	-
Total	61	134	13256	50846	0
Available	2060	2800	607200	303600	0
Utilization (%)	2	4	2	16	0

New values of area

**PartB:** To minimize the latency of the the given PQC code

Approach uses include loop unrolling, pipelining of the code to reduce the latency of the code.

In the file fips202.c, the following changes are made:

1. HLS UNROLL in function load64 in line 24
2. HLS UNROLL in function store64 in line 42
3. HLS INLINE, HLS UNROLL factor=25,HLS PIPELINE in function keccak\_absorb in line 60
4. HLS ALLOCATION, HLS INLINE, HLS UNROLL factor=25,HLS PIPELINE in function keccak\_squeezeblocks in line 90
5. Similarly HLS inline in shake\_128, shake256, sha3\_256, sha3\_512. Also HLS UNROLL factor=32 in sha3\_256 and factor = 64 sha3\_512. Also HLS pipeline in the above functions are done.

In the file indcpa.c, the following changes are made:

1. HLS UNROLL in the functions pack\_pk, unpack\_pk.
2. HLS INLINE in the functions gen\_matrix, indcpa\_enc, indcpa\_dec.

In the file poly.c, the following changes are made:

1. HLS UNROLL in the functions poly\_frommsg, poly\_basemul\_montgomery, poly\_tomont, poly\_reduce, poly\_csubq, poly\_add, poly\_sub.
2. HLS INLINE in the functions poly\_tomont, poly\_reduce, poly\_add.
3. HLS PIPELINE in the functions poly\_compress, poly\_decompress, poly\_tobytes, poly\_frombytes, poly\_tomsg.

In the file polyvec.c:

1. HLS INLINE in polyvec\_ntt, polyvec\_invtt\_tomont, polyvec\_pointwise\_acc\_montgomery, polyvec\_reduce, polyvec\_csubq, polyvec\_add.

In the file symmetric-shake.c:

1. HLS UNROLL in the functions kyber\_shake128\_absorb, kyber\_shake256\_prf.

Old value of latency:

Min: 214392

Avg: 214469

Max: 214547

New value of latency:

Min: 178946

Avg: 178952  
Max: 178958

## Cosimulation Report for 'crypto\_kem\_dec'

### Result

		Latency			Interval		
RTL	Status	min	avg	max	min	avg	max
VHDL	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	214392	214469	214547	214548	214548	214548

Old values of Latency

## Cosimulation Report for 'crypto\_kem\_dec'

### Result

		Latency			Interval		
RTL	Status	min	avg	max	min	avg	max
VHDL	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	178946	178952	178958	178947	178947	178947

New values of Latency