HARSH MOHAN SASON

1.7

- 6 ms + 4 ms + 5 ms + 3 ms = 18 ms (9)
- +5 ns +6 ns + 3 ns = 84 ns (b) 6 ms + 4 ms
- 6 ns + 4 ns + 5 ns + 6 ns + 3 ns = 24 ns
- 6 ns + 4ns + 5ns + 3ns = 21ms
- (e) The system clock uple time will be gryng because the slowest instruction deturning the dock cycle time of a single ryded CPU; in this case the lu instruction.
- (f) 6ng +3ng = 9ng. Jumping tructions take a portion of an assolute address. They wresterate the result will the upper y big of PC+4. Datapath is: fetig intr > shift (6ns) left 2

=> P(=> add (3mg)

20) a.) Clock cycle time of Multi cycled implementation is the sum of all the component times > 6×15+4×15+5×15 bo] Series of component times for add: 675+479+575 Socies of component times for w. 6ms + uns+5ms + 6ms + 4ms Series of component times for sw = 605+4005+3005

Series of component times for beg = 605+4005

+5005 Series of component times for j(jump): 6ns+ins Speedup values = fullicycle sing & cycle add: 191=1.05 beg: 15 = 0.625 j(jump): 16 = 0.616 lw: 25 = 1.04  $4w: \frac{21}{84} = 0.875$ 



