

HARSH MOHAN GASON.

1.]

$$(a) \quad 6ns + 4ns + 5ns + 3ns = 18ns$$

$$(b) \quad 6ns + 4ns + 5ns + 6ns + 3ns = 24ns$$

$$(c) \quad 6ns + 4ns + 5ns + 6ns + 3ns = 24ns$$

$$(d) \quad 6ns + 4ns + 5ns + 3ns + 3ns = 21ns$$

(e) The system clock cycle time will be 24ns because the slowest instruction determines the clock cycle time of a single-cycled CPU; in this case the lw instruction.

(f)  $6ns + 3ns = 9ns$ . Jump instructions take a portion of an absolute address. They concatenate the result with the upper 4 bits of PC + 4. Datapath is:  $\text{fetch instr} \rightarrow \text{shift left 2}$   
(6ns)  $\rightarrow$   $\text{PC} \rightarrow \text{add} (3ns)$

(20]

a.] Clock cycle time of Multi cycled implementation is the sum of all the component times  $\Rightarrow 6ns + 4ns + 5ns = \boxed{15ns}$

b.] Series of component times for add:  $6ns + 4ns + 5ns + 4ns = 19ns$

Series of component times for lw:  $6ns + 4ns + 5ns + 6ns + 4ns = 25ns$

Series of component times for sw:  $6ns + 4ns + 3ns + 6ns = 19ns$

Series of component times for beq:  $6ns + 4ns + 5ns = 15ns$

Series of component times for j (jump):  $6ns + 4ns = 10ns$

Speedup value =  $\frac{\text{Multicycle}}{\text{single cycle}}$

add:  $\frac{19}{18} = 1.05$



beq:  $\frac{15}{21} = 0.625$

lw:  $\frac{25}{24} = 1.04$

j (jump):  $\frac{16}{9} = 0.616$

sw:  $\frac{21}{24} = 0.875$





c.) Value stored in ALU out is now stored in memory data register

