## BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (END SEMESTER EXAMINATION)

CLASS: B.Tech BRANCH: CSE/AIML

SEMESTER: III/ADD SESSION: MO/2024

2

## SUBJECT: CS235 COMPUTER ORGANIZATION AND ARCHITECTURE

TIME: 3 Hours FULL INSTRUCTIONS:		LL MA	MARKS: 50		
3. The i	question paper contains 5 questions each of 10 marks and total 50 marks.  mpt all questions. Mention Section  missing data, if any, may be assumed suitably.  re attempting the question paper, be sure that you have got the correct question paper  es/Data hand book/Graph paper etc. to be supplied to the candidates in the examination	r. n hall			
Q.1(a) Q.1(b)	Simplify the Boolean function $F(ABCD)=\Sigma(0,1,2,5,8,9,10)$ in SOP and POS form. Show with the help of a block diagram how the Boolean function f=AB+BC+CA can be realized using only a 4:1 Multiplexer. Find the IEEE754 floating point number for -13.25 in single and double precision	zed	[5] [5]	1 1	BL 3 3
Q.2(a) Q.2(b)	Convert into assembly language: While(save[i]==k) i+=1; Explain the process of subroutine implementation. Consider a processor with 64 regist and an instruction set of size twelve. Each instruction has five distinct fields, nam opcode, two source register identifiers, one destination register identifier, and a twelve immediate value. Each instruction must be stored in memory in a byte-aligned fashion. program has 200 instructions, calculate the amount of memory (in bytes) consumed by program text.	ely bit	[5] [5]	2 2	2 3
Q.3(a) Q.3(b)	Explain with example 1 and 2 bit branch predictor (i)Consider a 3-stage pipelined processor having a delay of 10 ns (nanoseconds), 20 ns, a 14 ns, for the first, second, and the third stages, respectively. Assume that there is no ot delay and the processor does not suffer from any pipeline hazards. Also assume that instruction is fetched every cycle. Determine the total execution time for executing instructions on this processor (ii) The stage delays in a 4 stage pipeline are 800,500,400 and 200picoseconds. The stage is replaced with a functionality equivalent design involving two stages with respect delays 600 and 350 picoseconds. Calculate the throughput increase of the pipeline	her one 100	[5] [5]	3 3	4 5
Q.4(a)	(i) The cache parameters are 128 B cache,12-bit address,2-way set associative,328 ble Analyze the cache miss and hit for two times for the following main men addresses:0x070,0x080,0x068,0x190,0x084,0x178,0x08C,0xF00,0x064. Also calculate the ratio. (ii)The Logical address space in a computer system consists of 256 segments. It segment can have up to 64 pages of 8K words in each. Physical memory consists of 8K ble of 8Kwords in each. Formulate the logical and physical address formats. (iii A 4- way set associative cache memory with a capacity of 36 KB is built using a block of 8 words. The word length is of 64 bits. The size of the physical address space is a Determine the number of bits in the tag field and the tag directory size.	nory e hit Each ocks size 4GB.	[5]	4	4
Q.4(b)	Explain cache inclusion and exclusion policies. A system has a write through cache access time of 200ns and hit ratio of 90%. The main memory access time is 400ns. The 75 the memory references are for read operations. Determine: a) AMAT for read operationly b) AMAT for write operations only c) AMAT for read-write operations. d)Effective ratio	5% of	[5]	4	
Q.5(a)	Explain the working of DMA with neat diagram. Consider a computer with a 5 MHz proce. Its DMA controller can transfer 8 bytes in 1 cycle from a device to main memory through cycle stealing at regular intervals. Find the data transfer rate (in bits per second) of DMA controller if 1% of the processor cycles are used for DMA?	auch	[5]	5	
Q.5(b)	Explain briefly any two i) Daisy Chaining priority (ii) Snoopy bus protocol (iii) UMA Vs N	UMA	[5]	5	2

:::::22/11/2024 E:::::

(iv) Cache coherence (v) SIMD array processor