

1. Consider the code segment in RISC-V:

```

Loop:  lw      x1, 0(x2)      ; load X1 from address 0+x2
      addiw   x1, x1, 1       ; x1 = x1 + 1
      sw     x1, 0(x2)       ; store x1 at address 0+x2
      addiw   x2, x2, 4       ; x2 = x2 +4
      subw    x4, x3, x2      ; x4 = x3 - x2
      bne     x4, x0, -24     ; branch to loop if x4!= 0

```

Assume the initial value of x3 is x2 + 396.

a)

ANS.

```

nt x2;           // initialize X2
x3 = x2+396;     //As mentioned at the end of give code
do
{
  x1 = x2;       //load value found at address x2 which means x1 will
  get value of x2
  x1 = x1+1;     //add 1 to x1 and assign value to x1
  x2 = x1;       //store the value at 0(x2) which means assign x2 the
  value of x1
  x2 = x2+4;     //add 4 to x2 and assign the result to x2
  x4 = x3-x2;    //subtract x2 from x3 and assign the result to x4
}while(x4!=0)    //check condition and if true branch else exit

```

b)**ANS.**

The five stages are

1. Instruction fetch cycle (IF).
2. Instruction decode/Register fetch cycle (ID).
3. Execution/Effective address cycle (EX).
4. Memory access (MEM).
5. Write -back cycle (WB).

Instructions	C 1	C 2	C 3	C 4	C 5	C 6	C 7	C 8	C 9	C 10	C 11	C 12	C 13	C 14	C 15	C 16	C 17	C 18
Loop: LD x1, 0(x2)	I F	I D	E X	D M	W B													
ADDI x1,x1 #1		I F	S	S	I D	E X	D M	W B										
SD x1, 0(x2)					I F	S	S	I D	E X	D M	W B							
ADDI x2,x2, #4								I F	I D	E X	D M	W B						
SUB x4,x3, x2									I F	S	S	I D	E X	D M	E B			
BNEZ x4, Loop												I F	S	S	I D	E X	D M	W B
LD x1, 0(x2)																I F	I D	E X

c)

ANS.

First 98 iterations take 15 cycles

Last iterations take 18 cycles

So Total = $15 \times 98 + 18 \times 1$

= 1488

d)

ANS.

Instructions	C 1	C 2	C 3	C 4	C 5	C 6	C 7	C 8	C 9	C 10	C 11	C 12	C 13	C 14	C 15	C 16	C 17
Loop: LD x1, 0(x2)	I F	I D	E X	D M	W B												
ADDI x1,x1 #1		I F	S	I D	E X	D M	W B										
SD x1, 0(x2)				I F	I D	E X	D M	W B									
ADDI x2,x2, #4					I F	I D	E X	D M	W B								
SUB x4,x3, x2						I F	I D	E X	D M	W B							
BNEZ x4, Loop							I F	I D	E X	D M	W B						
LD x1, 0(x2)									I F	I D	E X	D M	W B				

e)

ANS.

First 98 iterations take 8 cycles

Last iterations take 11 cycles

$$\begin{aligned}\text{So Total} &= 8 \times 98 + 11 \times 1 \\ &= 795\end{aligned}$$

f)

ANS.

Instructions	C 1	C 2	C 3	C 4	C 5	C 6	C 7	C 8	C 9	C 10	C 11	C 12	C 13	C 14	C 15	C 16	C 17
Loop: LD x1, 0(x2)	I F	I D	E X	D M	W B												
ADDI x1,x1 #1		I F	S	I D	E X	D M	W B										
SD x1, 0(x2)				I F	I D	E X	D M	W B									
ADDI x2,x2, #4					I F	I D	E X	D M	W B								
SUB x4,x3, x2						I F	I D	E X	D M	W B							
BNEZ x4, Loop							I F	I D	E X	D M	W B						
DELAY BRANCH											SL OT						
LD x1, 0(x2)									I F	I D	E X	D M	W B				

g)**ANS.**

Rewritten Code:

```
lw x1, 0(x2)           ; load X1 from address 0+x2
loop: addiw x1, x1, 1    ; x1 = x1 + 1
sw x1, 0(x2)           ; store x1 at address 0+x2
addiw x2, x2, 4         ; x2 = x2 +4
subw x4, x3, x2         ; x4 = x3 - x2
bne x4, x0, -24         ; branch to loop if x4!= 0
lw x1, 0(x2)           ; load X1 from address 0+x2
```

h)

ANS.

Instructions	C 1	C 2	C 3	C 4	C 5	C 6	C 7	C 8	C 9	C 10	C 11	C 12	C 13	C 14	C 15	C 16	C 17
LD x1, 0(x2)	I F	I D	E X	D M	W B												
ADDI x1,x1 #1		I F	S	I D	E X	D M	W B										
SD x1, 0(x2)				I F	I D	E X	D M	W B									
ADDI x2,x2, #4					I F	I D	E X	D M	W B								
SUB x4,x3, x2						I F	I D	E X	D M	W B							
BNEZ X4, Loop							I F	I D	E X	D M	WB						
LD x1, 0(x2)								I F	I D	E X	D M	W B					

i)

ANS.

LD x1, 0(x2)	; load x1 from address 0+x2
Loop: DADDI x2, x2, #4	; x2 = x2 +4
DADDI x1, x1, #1	; x1 = x1 + 1
SD x1, -4(x2)	; store x1 at address -4+x2
DSUB x4, x3, x2	; x4 = x3 – x2
BNEZ x4, Loop	; branch to loop if x4!= 0
LD x1, 0(x2)	; load R1 from address 0+x2

j)

ANS.

Instructions	C 1	C 2	C 3	C 4	C 5	C 6	C 7	C 8	C 9	C 10	C 11	C 12	C 13	C 14	C 15	C 16	C 17
LD x1, 0(x2)	I F	I D	E X	D M	W B												
Loop: ADDI x2,x2, #4		I F	I D	E X	D M	W B											
ADDI x1,x1 #1			I F	I D	E X	D M	W B										
SD x1, -4(x2)				I F	I D	E X	D M	W B									
SUB x4,x3, x2					I F	I D	E X	D M	W B								
BNEZ x4, Loop						I F	I D	E X	D M	W B							
LD x1, 0(x2)							I F	I D	E X	D M	W B						
Loop: ADDI x1,x1, #1								I F	I D	E X	D M	W B					

k)

ANS.

First iteration takes 7 cycles

Next 97 iterations takes 6 cycles

Last iterations take 10 cycles

So Total = $7 \times 1 + 6 \times 97 + 10 \times 1 = 599$

I)

ANS.

$$\begin{aligned}\text{Speedup of k over c} &= 1488/599 \\ &= 2.48\end{aligned}$$

a speed up by a factor of 2.48

$$\begin{aligned}\text{Speedup of k over e} &= 795/599 \\ &= 1.327\end{aligned}$$

a speedup of 32.7%

2. Computer C360 is built with no pipelining in single cycle of 7 ns: IF 1 ns, ID 1.5 ns, EX 1 ns, MEM 2 ns, and WB 1.5 ns. Designers consider building C470 using a five stage pipeline based on C360 data.

a)

ANS.

Clock cycle time = Maximum of delay of all instruction

$\maxOf(1, 1.5, 1, 2, 1.5)$

$= 2\text{ns}$

b)

ANS.

After every 4 instructions in a 5 stage pipeline

$\text{CPI} = 5/4 = 1.25$

c)

ANS.

$\text{Speedup} = \text{CS360 execution time} / \text{CS470 execution time}$

$= 7/2.5$

$= 2.8$

3. Consider the following code segment

fld f1, 0(x1)

fld f2, 0(x2)

fmult.d f3, f2, f1

fadd.d f3, f3, 1

addi x3, x3, 1

ANS.

Instructions	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21	C22
LD F1, 0(x1)	I F	I D	E X	D M	W B																	
LD F2, 0(x2)		I F	I D	E X	D M	W B																
MUL. D F3, F2, F1				I F	S	I D	M 1	M 2	M 3	M 4	M 5	M 6	M 7	D M	W B							
ADD. D F3, F3, #1						I F	S	S	S	S	S	S	S	S	I D	A 1	A 2	A 3	A 4	D M	W B	
ADD. D x3, x3, #1															I F	I D	E X	S	S	S	D M	W B

4.

ANS.

Execution time = $I \times \text{CPI} \times \text{Cycle time}$

So speedup = Execution time of 5 stage pipeline / Execution time of 12 stage

$$= (I \times (6/5) \times 1) / (I \times (11/8) \times 0.6)$$

$$= 1.45$$