


1

Instruction is a binary sequence kind with some operation.

Lecture 2

VON NEUMANN ARCHITECTURE

→ Von Neumann's architecture states that the data and its program is stored in main memory = memory, but can be stored at different address locations.



Explanation =

i) Main Memory = data [Main Memory] program [Main Memory]

→ Stores data and its program

→ Data is the unprocessed raw crud


(2)

values such as variables, values, datatypes

Program = the implementation and values allocated to variables

```
lg = int a = 10; } data  
      int b = 20; } program  
      int c = a+b;
```

ii) CPU = (Central Processing Unit)



③


- iii) Input / Output Unit
→ The entry and display of data through peripheral devices is termed as Input / Output Unit.

Note = Hardware architecture is totally opposite of von Neumann's architecture.
It states that the data is stored in another memory and its program stored in another memory.

→ Introduced in 1945.

DIFFERENT TYPES OF REGISTERS

Explanation of Memory =



a = Number of words

b = Number of bits per word

Note = Here, In today's era memory is word addressed because memory ~~per~~ word can store as many bits as the system demand but ~~type~~ it is having fixed amount of bits i.e., 8 bits.

Here

$$a = 2^k$$


k = Address Locations or number of

b = Number of bits per word.

Eg =

$$4096 \times 16$$

(5)



$12 =$ Number of bits for address
 $16 =$ Number of bits per word

$$\therefore k = 12$$

Registers :

i) Address Registers =

→ deals with the address locations or the total number of words.

ii) Data Register

Working = Instruction (Address) →
decoder → Accumulator
→ Performance

iii) Data Registers =

→ used to store data on which operations is to be performed.

iv) Accumulator

→ It is used to store Intermediate data.


When we fetch data then it gets stored in Accumulator before performing operations.

⑥

iv) Program Counter =

→ Used to store address of next instruction

v) Instruction Register = Used to store Instruction to be performed on data



(Most significant bit) The operation / operand number which is to be performed

→ 0 → direct addressing

→ 1 → Indirect
Addressing

vi) Note = Direct Addressing Refers to that operation is to be performed on given address.

Indirect Addressing Refers to the address location containing another address to location where the operation is to be performed.

vii) Temporary Register =

→ Used to store temporary data.

viii) Input Register =


→ Used to take input of data from peripheral devices.

→ Not having any link with memory.

7


- viii) Output Register =
→ used to display the processed information
by arithmetical and logical unit

by =




Number of bits or number of
Address or Number of memory locations = 1
Number of bits per word or number of
bits per address or Number of bits per
memory locations = 16


- i) Address Register = deals with Address



- ii) Data Register = deals with data



- iii) Accumulator = deals with Intermediate
storage of data




- iv) Program Counter = deals with Address
of next instruction or


(8)

Operation || Program Counter

- v) Instruction Register = deals with Address of operation to be performed and MSB (Most Significant bit) (Direct addressing or Indirect addressing)
- In combination with data



- vi) Temporary Register = deals with temporary storage for data.




- vii) Input Register = Used for taking Input from peripheral devices.
 - Not dependent on memory, hence not dependent on words.

- viii) Output Register = Used for displaying processed data to the output devices by fetching it from Arithmetical and Logical Unit through control signals and buses i.e; (Not more topology)
 - Not dependent on words or memory or address

①

Lecture 4


TYPES OF BUSES






16 bits

2¹⁶

Address locations
or Number
of states in
memory or
number of words



here,



(direct indexing / direct addressing) , Input from memory location , taking direct output from memory location)

(10)

Indirect
Addressing
of memory
location

Indirect
Addressing
for taking
Input

Direct Addressing
for taking
Output

and will work similarly for each memory locations

i) Memory Unit = Stores address containing Instructions

ii) Data Signals = All data processed or unprocessed is stored in

work through data signals.

→ planing + a processor Installed Already

iii) Control Signals = Contains Timing Signals


and Control Signals which are having Instructions set Already to perform and

Buses as networking or network topology

i)

Lecture 5

Bus architecture =




$$00 \rightarrow 0$$

$$01 \rightarrow 1$$

$$02 \rightarrow 2$$

$$03 \rightarrow 3$$




S_0 S_1
0 0

(12)

*** very important
Note:


Number of Multiplexers = Number of bits in Registers



13

lecture 6

COMMON BUS SYSTEM



- First you take input from Input Register.
- The process starts from program counter as it stores address of next location.
- Then the address of that value travels to Address register through bus by giving value to multiplier by program counter.
- By Address Register, it travels to Memory.



14

Unit by again giving multiplexer value through address Register going into the bus.

- The memory register is having decoder which fetches the data of that particular Address.
- The data fetched by the memory register again travels through bus to data Register by giving the value of multiplexer through Mux Unit.


- From data register it passes through ALU (Arithmetical and logical Unit) and get stored into Accumulator for performance of operations.
- After performance of operations if the result again travels through bus by giving the value of multiplexer through Accumulator to temporary register.
- Through temporary register multiplexer's value it again comes to bus for going either for performance of new operations or for giving out the values.

Flow Chart = (For my better understanding)



15

LOAD A
 ADD B
 STORE T
 LOAD C
 ADD D
 MUL S
 STORE X



Hence, final Answer

$$x = (A + B) * (C + D)$$

(16)

~~lecture~~ * TYPES OF INSTRUCTIONS

Instructions

Data Transfer Instruction

- It deals with transfer or travelling of data through buses or network topology.


Data Manipulation Instruction

- Deals with manipulation of data such as logical, arithmetic calculations (simple or complex).


Program Control Instruction

- Deals with various program control statements such as if, else, for, while etc.

DATA TRANSFER INSTRUCTIONS



- i) MOV → R_1, R_2
Means giving value of R_2 to R_1 .
Ex: $MOV \rightarrow R_1, 100$
Giving value 100 to R_1 .
- ii) LOAD → Loading the value from memory unit to register (Mostly used for accumulator).
- iii) STORE → Opposite of load, loading values from registers to memory unit.
- iv) EXCHANGE → Exchanging the values of Registers



- v) INPUT → Transferring Instructions from peripheral devices (Input devices) to Memory Unit

17

(18)

(16)

list

vi) OUTPUT = Taking the processed Information and transferring it to output devices.

vii) PUSH = Storing the Information into stack or transferring the Information into stack.

viii) POP = Taking out or deleting the Information from stack.

* Conclusion = Data Transfer Instructions


Move Load Store Exchange Input Output Push Pop

(19)

Lecture 9

ARITHMETIC INSTRUCTIONS

- i) Add → For adding values
- ii) Subtract → For subtracting values
- iii) Multiplication → For multiplying values
- iv) Division → For dividing values
- v) Addition with carry → Multiplexers (Source)
- vi) Subtraction with carry → Multiplexers (Source)
- ix) Negate → Changing positive to negative and negative to positive.



$$\text{Eg} = 0 = (a+b)$$

⇒

OPCODE	OPERAND		
+	c	a	b

20

LOGICAL INSTRUCTIONS

- i) Complement (com or NOT) =
 → The value will become opposite of that value

$$\begin{array}{l} T \rightarrow F \\ \boxed{1^c = 0} \\ \boxed{0^c = 1} \end{array}$$

- ii) Char =
 → Char = All the information saved.

- iii) logical AND =

$$\begin{array}{ll} 0\ 0 & \rightarrow 0 \\ 0\ 1 & \rightarrow 0 \\ 1\ 0 & \rightarrow 0 \\ 1\ 1 & \rightarrow 1 \end{array} \quad \left. \begin{array}{l} \text{acts as multiplication} \\ \text{type:} \end{array} \right.$$

- iv) logical OR =

$$\begin{array}{ll} 0\ 0 & \rightarrow 0 \\ 0\ 1 & \rightarrow 1 \\ 1\ 0 & \rightarrow 1 \\ 1\ 1 & \rightarrow 1 \end{array} \quad \left. \begin{array}{l} \text{acts as addition} \\ \text{type:} \end{array} \right.$$

- v) Ex-OR =

→ Giving zero on similar Instructions and 1 on dissimilar Instructions

- vi) Clear Carry =

→ Clearing the value of carry for calculating one's complement or two's complement.

(21)

vii) Set Carry =

→ Setting the value of carry for taking one's complement or two's complement.

viii) Complement Carry =

→ Taking out the carry of the complement.

**** ix) Enable Interrupt =

→ There is to enable the interrupt function.

Hardware Interrupt

→ Using mouse, pressing keyboard and many more, Interrupts the working of system.

Software Interrupt

→ Using different memory locations and many more Interrupts working of the system.

**** x) Disable Interrupt =

→ To disable or stop interrupt function.

Hardware Interrupt


Software Interrupt

(22)

Lecture 11


SHIFT-INSTRUCTIONS

→ leading operand → Register → Beginning site shifting
i) logical left shift = either left or right




Division of 2

ii) Logical Right Shift =




iii) Arithmetical Left Shift =



Note = Exact same as logical left sh


(23)

i.v) Arithmetic Right Shift =




} Similar idea
as Removed
from Vacant
Position


v) Rotate Left Shift =



vi) Rotate Right Shift =




vii) Rotate Left Shift with Carry =



24

viii) Rotate Right Shift with Carry



H3 Note =

Instruction Register

MSB	OPCODE	OPERAND
0,1	*	S D D

But Now in Shift Register

MSB	OPCODE	Type of Shift	Register	OPERAND
		Right	shifting	

} More
Accura

H3 Note = Immediate Operand = Direct Values

PROGRAM CONTROL INSTRUCTIONS



Conditional

- According to given conditions, it works.

Eg = BE R₁ R₂ 2000;

Means if R₁ = R₂

then program counter will have address of instruction i.e. 2000

and will get executed

Unconditional

Jump =
Used to jump from one position

to another, not necessarily in sequential order.

→ Program Counter will store the address accordingly

Skip -

→ Skip the particular position to some given position

- Like In simple Memory Unit, Program Counter gives the address of next location and hence gets decoded and travels buses i.e., (Network topology) Segments
- But if we want to skip or jump

INSTRUCTION FORMAT

Program Counter

Address Register

Memory Unit

buses

data Register

Instruction Register


[MODE | OPCODE | OPERAND]

+ Shifting if required
On which to be performed

→ The Address of Operand Arithmetic Instructions

→ Address of Address where to be operand is performed present

→ Address of Register where operand is present



Temporary Register

Bus

Output

15

Lecture 10

24 bit

6 OPCODE OPERAND

QUESTION

Is my Reg. 16 bit enough?

$$2^8 - (0 \times 2^8) = 8$$

$$2^8 = 256$$

$$0 - 255$$

-128 to 127

Signed Integer

Range

Conclusion =

Types Of Instructions

Data Transfer Instructions =

MOV
LOAD
STORE
EXCHANGE
INPUT
OUTPUT
PUSH
POP

Data Manipulation Instructions =

ADD
SUBTRACT
MULTIPLICATION
DIVISION
ADDITION USING CARRY
SUBTRACTION USING CARRY
NEGATE

Program Control Instructions =
Branched

Conditional Jump
→ Branched
Equal → Jump
→ Branched → Skip
Unequal

Aritmetic

logical data manipulation instructions

COMPLEMENT
CLEAR
LOGICAL AND
LOGICAL OR
EX-OR
CLEAR CARRY
SET CARRY
COMPLEMENT-CARRY
*** ENABLE INTERRUPT
*** DISABLE INTERRUPT

~~Lecture 15~~ * TYPES OF CPU ORGANIZATION


i) Single Accumulator Organization

→ Last naam se kaam kahnhi hai ishiye Registers kaam
Operation = Load → Value → Memory Unit
↓
Register

Store → Value → Register

↓
Memory Unit

Non Single Accumulator means Instructions
are stored In single Register and hence
travelling in the buses.



(f) 31

$$y = x = A + B$$

[Mod. | OPCODE | OPERAND]

L. LOAD A

$$\begin{array}{r} AC + B \\ \hline A + \end{array}$$

$$x = AC$$

$$x = (A + B)$$

Store $x \leftarrow AC$

and half arithmetical and logical data manipulation.

~~Note~~ Note = Saara Jogh Ek Bhi Register Ultha Raha hai, Ishye speed kaam ho jaygi.

Isasta Raye chaar baar, Mihanga Raye haqr -

→ Single Address

32

Lecture 16

② General Register Organization

→ Two or more registers for enhancing the speed and working of system.

MODE	OPCODE	OPERAND		
	+	D	R1	R2
		x = 24	8	16

$$R_1 \leftarrow 8$$

$$R_2 \leftarrow 16$$

$$D \leftarrow x$$

$$x = R_1 + R_2$$

$$n = 24$$

→ Not similar for two Registers, taking values from one Register


and making another Register as destination

→ Bahki size chaalh jaygi kyski Register zyada use ho Raha hai.

→ Saath me Cest lhi chaalh jayga - Registers & Cest & Size of Bus

Lecture 17

Register Stack Organization = 63 bit



Push =

$SP \leftarrow SP + 1$ ← Increasing
 $M[SP] = DR$ ← the
value

storing the value

IF ($SP == 0$) then ($FULL \leftarrow 1$)

$EMPTY \leftarrow 0$

Pop =

$DR \leftarrow M[SP]$; $Value$

$SP = SP - 1$; kk kk position

ghatiga

IF ($SP == 0$)

then ($Empty$)

$FULL \leftarrow 0$


Note = Last will be less as the
Many Registers have been used
In Comparison of Single Register Architecture
and General Register Architecture

34

Lecture 18


#. Memory Stack Organization =

→ Stacks In RAM.



→ Here, program counter stores address of next instruction and gives it to memory unit to decode.

→ After decoding it trans to data register and trans again to bus to instruction register.



- Most efficient implementation of stack implementation
- Name that are stored between upper limit and lower limit of the stack implemented in RAM (memory).

#. Addressing Modes =

→ In Instruction Register


MODE	OPCODE	OPERAND
------	--------	---------

Contains

Address of Operand

→ Registers
→ Values
→ Address

→ Generally OPERAND also stores the address of instructions present in Register because the operations are to be saved in Registers Temporarily.



→ Jumping On given Address

→ Switching the values are also possible.

→ There are various kinds of addressing modes and we will be studying all of them in later lectures.

~~lecture 2.0~~

#. Types of Addressing Mode =

i) Implied Mode =

- That the operand is called by the Opcode Implicitly.
- Deals with zero value or one value (Stacks) (Accumulator of Registers)

i) One Value (Accumulator) =

ADD R₁, R₂


- Here, ADD is the Opcode and R₁, R₂ is the operand which is called Implicitly with Opcode.

$$\boxed{R_1 \leftarrow R_1 + R_2}$$

Act like Accumulator

ii) Zero Value (Stacks) =


- The last two Instructions will become Operand on which operation to be performed and getting stored in register.



Addressing Mode

* Immediate Mode =

- It gives direct value to the Operand.
- The value cannot be changed further or no Addressing must be done.



const int a=10;	X	int a=10;
-----------------	---	-----------

 Because we could change the value of a accordingly	$a = a * 10;$
--	---------------

thus, we cannot change the value accordingly.

Thus, Immediate Addressing mode.

Drawback =

- The value of OPERAND depends on size or more we can say number of bits per words.

38

Lecture 22

* Register Mode =

→ The Instructions are present in the Register

MODE	OPCODE	OPERAND
------	--------	---------

→ It will store the value of the Register

→ Instructions are stored in Register

Eg =

LOAD R₁, R₂

Means R₁ and R₂ are values of Register In which the storage of value both R₁ and R₂ will be in Register R₁.

R ₁ ← R ₁ , R ₂
--


Q → LD R₁ (Value is getting stored in Accumulator)

Advantages =

- The size of Operand will get reduced.
- The process will become faster as registers are fast and temporary memory.

* Register Indirect Mode

→ OPERAND having value of Register → Register having value
 Address of Instruction → Fetch Instruction to perform operations in OPCODE.



Q. LD $R_1, (R_2)$

Indirect Addressing of R_2

⇒ $R_1 \leftarrow R_1, M[(R_2)]$

At memory location of value of R_2 , instruction is present

Q. ADD $(R_1), (R_2)$

Register Indirect Addressing

$$\rightarrow M[R_1] = M[R_1] + M[R_2]$$

- ~~At~~ The value must be stored at memory Address of R_1
- \rightarrow The value at memory Address R_1 and Memory address R_2 must be added.
(Before storing the value in R_1).

Advantages =


- i) The size of OPERAND getting reduced.
- ii) The process will be very fast.
(Not as fast as direct because here, it is)
- iii) The size of OPERAND gets reduced and memory getting increased for better functionality.

Lecture 24


Auto-Increment and Auto-Decrement Addressing Modes =

- The extension concept of Register Indirect Addressing mode.
- At particular time stamp, provides one memory location to the register and the memory location will get incremented or decremented after the instruction has been performed after particular time stamp.

MODE | OPCODE | OPERAND



$LD \leftarrow R_1 + ;$ // Means the
 $AC \leftarrow AC_M[R_1];$ Address will
 get Incremented -
 // Adding After performance
 Value to of Instruction
 the Register




Note = The addressing is also done
 and will get Incremented by
 the time stamp after performance of
 instruction without help of CPU or
 micros and decrement is also done the

#. Direct Addressing Mode =

- The OPERAND contains the Address of memory location in which the Instruction (values) are present

MODE OPCODE / OPERAND

Address of
Instruction
is present



Fetches the Instruction
(values)

and hence
operations is
performed.

Eg = OPERAND → x
and addition to be done

$$\Rightarrow AC \leftarrow AC + M[x]$$

Storage done in
Accumulator

Value present in
Accumulator

Value at Memory Loca-
 x .

Disadvantages =

- Size Constraint

(43)


Lecture 25



Date _____
Page _____

*** Most Important Topic

- #. Direct Addressing Mode = (Absolute Addressing Mode)
- The Instructions are present at absolute address given in OPERAND.
 - Use of Variables




Disadvantages

- Size is limited according to the address of the register.

AA
ecture III

#. Indirect Addressing Mode =

- The OPCODE contains address which contains address of Instructions
- Basically the concept of pointers



Q OPCODE → ADD
OPERAND → X

∴ Full Instruction becomes ADD X.

$$AC \leftarrow AC + M[M(X)]$$


All the working are done in accumulator.

#. Relative Addressing Mode

- The program counter works according to the offset value.

- Offset value is at 501
hence, less usage of space

OPCODE | Address



500 | BR 550 50

501 |

502 |

550 |

Branch

Offset Value

Right
main
program
begin

Operand


- Jumping of the memory values.

$$EA = \text{Base Register Value} + \text{displacement}$$

Effective Address where the actual instruction is present.


Base Register Addressing Mode =

As Gamagi Yaar Mune kii chiz
hatakar nahi ichi idhar



program.

The phenomena is that when a Register or having program has performed all its Instructions, then it is replaced by new



The two conditions cannot be same as the violation in security

has been occurred.

hence, between memory locations 400 to 499 we should give offset Branched value as



BR 60.

~~Note~~ = Absolute address ke liyaiye sir displacement using.

$$E - A = \text{Base Register Value} + \text{Displacement}$$

$$(400 + 60) = 460$$

- Indexed Addressing Mode
- Basically used for Implementation of the Array Elements.
 - Use of multiple registers can be performed.



Base address is stored in it then, Base address is 100.

$$\boxed{\text{Effective Address} = \text{Base Address} + \text{Index}}$$

Like we have to fetch the value of fourth Index location


$$\text{Effective Address} = \underbrace{\text{Base Address}}_{100} + \underbrace{\text{Index}}_4$$

$$\Rightarrow \text{Effective Address} = 100 + 4$$

$$\Rightarrow \text{Effective Address} = 104$$

The address from where Instruction can be fetched.

Conclusion on Addressing Mode




Name the Instructions
Address of to be
Instructions performed
in Operand

Planning Instructions of three types =


- Value
- Registers
- Address

Addressing Mode



MEMORY HIERARCHY IN COMPUTER ORGANIZATION

- According to the theory, there are various memory storage based on the size.
- The smallest in size will take less execution time. hence, costlier.
-



Note = The frequency of usage also increases with decrease in size and time hence, becomes costlier.

i) Registers = Used for temporary storage.
→ Connected to CPU.

- Date _____
Page _____
- ii) Cache Memory = Storage, (SRAM)
 - iii) Main Memory = Used for processing.
 - iv) USB / Flash = Primary Memory. (DRAM)
 - v) Magnetic Disk / Hard Disk = Tertiary Memory
 - vi) Magnetic Tapes / Tape drives = Used to store backups, tertiary memory.

Since, backups are not used so often, hence the frequency of usage is very low.

Lecture 32

TWO - LEVEL MEMORY ORGANIZATION

- ```

graph TD
 A[Combination of Main Memory and Secondary Memory] --> B[Independent Organization]
 A --> C[Hierarchical Organization]

```

→ Combination of Main Memory and Secondary Memory.


→ Independent Organization

  - It runs parallelly as when it starts checking in first memory unit at the same time starts checking to another unit of memory.
  - agar ik min nahi milga, toh dusre min hoga chii hoga.

→ It runs in series.

If information is not present in one memory level then after we will move to another memory level.

Hierarchical Organization



$$H_1 + H_2 = 1$$

$$H_2 = (I - H_1)$$

$$T = H_1 \times T_1 + (1-H_1) \times T_2$$

as well if successfull in  
the first one need to proceed

$$T = H_1 \times T_1 + (1 - H_1) (T_2 - T_1)$$

52




Date \_\_\_\_\_  
Page \_\_\_\_\_

But, if not found in combination, one after  
 $H_2$ , and will be in another.

Thin time accordingly.  
( Worst case)


# THREE - LEVEL MEMORY ORGANIZATION

Independent Organization =



$$T = H_1 \times T_1 + (1 - H_1) \times H_2 \times T_2 + (1 - H_1)(1 - H_2) \times T_3$$

Hierarchical Organization




$$T = (1 - H_1) \times T_1 + (1 - H_1) \times H_2 \times (T_1 + T_2) + (1 - H_1) \times (1 - H_2) \times (T_1 + T_2 + T_3)$$

→ Program Running  
parallelly.

→ Program Running One  
after Another.

5A

## Lecture 34

Q.

$$H_1 = 0.8, H_2 = 0.9$$

$$\Rightarrow T_{avg} = H_1 \times T_1 + (1-H_1) \times T_2 + (1-H_1)(1-H_2) \times T_3$$

$$\Rightarrow T_{avg.} = \{ 0.8 \times 1 + (1-0.8) \times 0.9 \times 10 + (1-0.8)(1-0.9) \times 500 \}$$


$$\Rightarrow T_{avg.} = (0.8 + (0.2) \times 9 + (0.2) \times (0.1) \times 500)$$

$$\Rightarrow T_{avg.} = \cancel{0.8 + 1.8} = 12.6 \text{ ns}$$

H3 If Not = If there no information is given then priority will be set to Independent Method.



## CACHE MAPPING



- The full program must be present in Memory disk or hard disk according to the size.
  - Then some of the required Instructions are transferred to the words of Primary Memory (RAM = Random Access Memory).
  - Then the suitable Instructions or data from RAM is getting transferred to cache as per the suitable location.
  - They gets stored in register and hence, the Instruction having data gets processed by CPU.
- Conclusion =
- Memory Disk / Hard Disk → RAM  
(Secondary Memory) → Primary Memory
- Registers (Internal Memory) → Cache (Internal Memory)

Cache Mapping =

→ Direct Mapping


→ Fully Association Mapping

→ Set Association Mapping

51


Lecture 3.6

## \* DIRECT MAPPING




Let us assume 4 bits per words, then  
 memory locations in main memory =  $\frac{128}{4} = 32$


In cache memory =



To store 4 values, bits say 0, 1, 2, 3 → Number of bits Required =  $2^2$





Similarly for cache memory



Note = This is one major drawback that my are storing blocks at fixed memory locations (lines) in cache memory.

Eg =  $B_0 \rightarrow L_0$  and the nomenclature goes accordingly.


## Q. QUESTION ON DIRECT MAPPING



Number of lines = 10

Number of Tags = 17

## FULLY ASSOCIATIVE MAPPING



$^{128}$   
4 hits per words  
 $\frac{\text{Number of words}}{128 - 32}$

Now, here, the blocks can be placed at any lines.

→ If blocks are placed anywhere, then line for can be removed.

|     |        |
|-----|--------|
| Tag | Offset |
|-----|--------|

Block Number  
true,  $\boxed{\text{Block Number} = \text{Tag}}$

$\boxed{\text{Block Capacity} = \text{Number of lines}}$

• Drawbacks =

→ Comparisons becomes more. Hence, time taking

(61)

Date \_\_\_\_\_  
Page \_\_\_\_\_Advantages =

- Number of hit and trials becomes more.
- Size Increases

Q.

Cache Memory


L<sub>1</sub>L<sub>2</sub>L<sub>3</sub>

Cache Memory

Main Memory

B<sub>0</sub>B<sub>1</sub>B<sub>2</sub>B<sub>3</sub>B<sub>4</sub>B<sub>5</sub>B<sub>6</sub>

7



|   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |

Tag

offset (Number of Comparisons)

00 -

01 -

10 -

11 -

1000100 → 5<sup>th</sup> Block → B<sub>4</sub> and having  
4 number of comparisons.


## # ADVANTAGES AND DISADVANTAGES

Advantages =

- Searching the blocks becomes easier.

Disadvantages =

- The hit and miss process occurs very often.




→ If we search B<sub>1</sub>,  
it will get missed.

- Hence, positioning is defined.
- We could not place the blocks anywhere.  
Instead of the empty position.

## #. SET ASSOCIATIVE MAPPING

- The Cache Memory is divided into sets
- Combination of direct mapping Main Memory and fully association mapping Cache Memory



4 bits for words  
 ⇒ Number of Blocks =  $\frac{128}{4}$

$$\boxed{\text{Number of blocks} = 0 - 31}$$

$$\boxed{\text{Number of Sets} = \frac{\text{Number of units}}{\text{Number of blocks}}}$$

bits say we have 2-bit way Method

$\therefore A/2$ ,

$$\boxed{\text{Number of Sets} = \frac{A^2}{2} = 2 \text{ Sets}}$$

Name,  
Mapping

Direct Method

$k \text{ map } n$

$o \text{ map } 4 = 0 \rightarrow$  which means anywhere  
In set 0.


(Hence, there here comes  
fully associative mapping)

Similarly for 8,


$k \text{ map } n$

$l \text{ map } 4 = 1 \rightarrow$  Anywhere in set 1.

→ Hence, by direct mapping method we will  
decide whether it is set hit or set miss.



Let's say we have an Instruction Register of  
7 bits and 4 bits in each word



Tags = कैनसी

मोड़मीट

प्रॉक्शन

प्रॉजेक्ट

7 bits

4 bits

Either zero or  
one, hence one

Set = कैनसी प्रॉजेक्ट मे प्रॉजेक्ट है।

Offset = कैनसी बल्कि है।

001

0101


3 bits

3 bits

# # LOCALITY OF REFERENCE

Spatial Locality = (Close proximity)      Temporal Locality:


- If the word is accessed now, then there is high priority that the words adjacent to it will be accessed next.
- If any word is referenced now then same word will be referenced again.



Let's say

If we are accessing  $w_2$ , then there is very high chance to access the words belonging to instructions of the same line.


Hence, after accessing  $w_2$ , very high chance to access  $w_1, w_3, w_0$  and  $w_1$ .




If one is entered at first then two is entered or accessed and then three is entered or accessed. Then next word or instruction will be inserted at block 1, not at block 3 because there is very high chance that words of block 3 will be getting accessed. → Funda of LRU (Least Recently Used).

## CACHE REPLACEMENT POLICIES


Cache Memory



Main Memory



- Let's say, If Cache Memory becomes full and gets filled by limited amount of blocks.
- If we want to transfer some more blocks from main memory to cache memory we need to empty cache memory. But, this can be done on the basis of various factors such as =



- (First In First Out) → (Least Recently Used) → (Most Recently Used)

# Lecture 4<sup>3</sup>

|   |       |
|---|-------|
| 0 | A 45  |
| 1 | 3' 22 |
| 2 | 25    |
| 3 | 8     |
| 4 | 19 3" |
| 5 | 8 7   |
| 6 | 1.6   |
| 7 | 35    |

16, 25, 7, 16, 3, 25, 8, 19, 8, 25, 8, 16, 35, 45, 22, 8, 3,

At highest my  
distance is 4.  
Since, will replace

→ Steps =

- Steps -

  - i) First we will fill according to direct cache access
  - ii) Then we will check hit or not.
  - iii) Then after we will check maximum distance element from the element which is to be placed and will remove that element in place of new.


→ hence, will occur at sixth block  
i.e., (that is) line 85.

$$\text{Note: } 1 \text{ GB} = 2^{30} \text{ B}, 1 \text{ MB} = 2^{20} \text{ B}, 1 \text{ KB} = 2^{10} \text{ B}, 1 \text{ TB} = 2^{40} \text{ B}$$


$$32 = 2^5$$

Q Size of main memory =  $2^2 \times 2^{30} \text{ B} = 2^{32} \text{ B}$

### Instruction Register



$$\frac{16 \text{ KB}}{32 \text{ B}} = \frac{2^4 \times 2^{10}}{2^5} = 2^9$$



Set Number  
of Lines

$$\frac{2^9}{4} = \frac{2^9}{2^2} = 2^7 \rightarrow \text{Number of Set}$$

$$32 - (7+5) = (32 - 12) = 20$$

Lecture 45

# # FIFO CACHE REPLACEMENT POLICY

Q. 16 Cache blocks

= 4 way set

0, 255, 1, 4, 3, 8, 133, 159, 216, 129, 63, 8, 48, 32, 73, 92,  
 $\therefore$  Number of set lines =  $\frac{16}{4} = 4$  set lines

Cache Memory

|                | 0   | 4   | 8   | 216 | 48  | 32 | 92 | B mod n       |
|----------------|-----|-----|-----|-----|-----|----|----|---------------|
| S <sub>0</sub> | 1   | 133 | 129 | 73  |     |    |    | Block         |
| S <sub>1</sub> | 2   |     |     |     |     |    |    | Num<br>of dim |
| S <sub>2</sub> | 255 | 3   | 159 | 63  | 155 |    |    |               |
| S <sub>3</sub> |     |     |     |     |     |    |    |               |

Steps =

- Find  $b \text{ mod } n$  and then place in set lines according to capacity.
- If capacity is full then replace an Element according to FIFO.

10

Lecture 4.6

Date \_\_\_\_\_  
Page \_\_\_\_\_

# #. LEAST RECENTLY USED POLICY

Q. 0, 2 5 5, 1, 4, 3, 8, 133, 159, 216, 129,  
63, 8, 48, 32, 73, 92, 155, 16 ~~88~~

|                |          |
|----------------|----------|
|                | 0 48     |
| S <sub>0</sub> | 1 32     |
|                | 8 92     |
|                | 2 16     |
|                | - 1      |
| S <sub>1</sub> | 133      |
|                | 129      |
|                | 73       |
| S <sub>2</sub> |          |
|                | 2 55 155 |
| S <sub>3</sub> | 159      |
|                | 63       |

(11)

Lecture 47

Date \_\_\_\_\_  
Page \_\_\_\_\_

## # NEED OF PIPELINING


- # Advantages =
- Reduces time of processing

There are two methods to make our system faster and optimistic =

i) Change the circuit of the system.

→ Drawback = This will result more costlier and time taking.

ii) Doing changes in the hardware and software of the system which is cost effective and less consumption of time.  
(But, the concept of pipelining has been used.)



If the performance is in pipelining then

|                              | O | P | R     |
|------------------------------|---|---|-------|
| Time { C <sub>1</sub>        | O | P | R     |
| Consumption { C <sub>2</sub> | - | O | P R   |
| option { C <sub>3</sub>      | - | - | O P R |

14)

72



Date \_\_\_\_\_


Page \_\_\_\_\_

With performance of not pipelining


|                     | O | P | R |   |   |   |
|---------------------|---|---|---|---|---|---|
| C <sub>1</sub>      | O | P | R |   |   |   |
| Time C <sub>2</sub> | - | - | - | O | P | R |
| Con- C <sub>3</sub> | - | - | - | - | - | - |
| umption             |   |   |   |   |   |   |
| high                |   |   |   |   |   |   |

## DEFINITION OF PIPELINING

- The setup of hardware and operating system such that working of the system becomes faster.
- The simultaneous working of the system.
- In pipelining, multiple instructions are overlapped.




- The Input of Stage 2 will be the Output of Stage 1.
- For better processing, the Input is first stored at Intermediate Registers.
- The clock gives the signals that when the Instructions has to get executed.




# # PIPELINING V.S NON-PIPELINING

$$\text{Q. } P = 8I, \quad II - I8$$



If By Non-Pipelining Then  
 Clock Pulse =  $(8 \times 5) \text{ cc}$   
 $\Rightarrow \text{Clock Pulse} = 40 \text{ cc}$

By Pipelining  
 Let us Assume  $\frac{\text{clock pulse per instruction}}{\text{clock pulse per instruction}} \approx 1$



**Note:** Speed Up =  $\frac{NP}{P}$

$$\text{Speed MP} = \frac{40 \times 10^{10}}{12 \times 3} = \frac{10}{3}$$

Time Taken In performing =  $n$

$$= k + (n-1)$$

$$= k + \frac{1 \times n}{k}$$

Where,  $k$  is number of cuts  
and  $n$  is number of Instructions

\* Efficiency =  $\frac{\text{Used Bonus (bits} \times \text{Number of Instructions)}}{\text{Total Number of Bonus Instructions}}$

$$\Rightarrow \text{Efficiency} = \left( \frac{8 \times 2}{60} \right) = \frac{2}{3}$$

As CPI will Increase, Instructions will also Increase.

# NUMERICAL QUESTION

## ON

### PIPE LINING

$$\Rightarrow \text{Speed Up} = \frac{T_{NP}}{T_P}$$

$$\therefore \frac{T_{NP}}{T_P} = \left( \frac{F_{NP}}{F_P} \right)$$


Speed Up  $\Rightarrow \frac{4 \times 20}{2.5 \times 10^9}$   
 ~~$\frac{1}{2 \times 10^9}$~~

$$\Rightarrow \text{Speed Up} = \left( \frac{4 \times 20}{25} \right)^{\frac{3}{2}} = \frac{16}{5} = 3.2$$

14

Lecture 10

## STAGE DELAY IN PIPELINE



$$\text{Maximum Time} = 165$$


The most frequency Required =  $\frac{1}{t + 165}$

$$\text{For Clock Pulse} = \frac{(1 \times 4 \times 165 + 1 \times 999 \times 165)}{165.50 \text{ uns}}$$

Bandwidth  $\times 31 \times$

Total Maximum

$$(k+n-1) t_p = (8+99) 20 = 214 \quad \checkmark$$



# STRUCTURAL HAZARDS

→ When Instructions requires various resources like Registers and many more hardware resources for processing, then there structural hazards occurs.

Since, there are five stages in Pipelining



Now, here the contradictions in performing same functions Instructions occurs, then, either we have to change the whole circuitry or needs various registers so that Information can get stored.

Otherwise, cloud will be getting occurred which will perform continuous miss. Rarely a hit will be occurring.

18

17

Lecture 55

# READ AFTER WRITE HAZARD

→ Let's say

Four Phase

|                |       |    |    |    |
|----------------|-------|----|----|----|
| I <sub>1</sub> | IF/ID | OF | EX | WB |
| I <sub>2</sub> | IF/ID | OF | EX | WB |

R<sub>3</sub>

$$R_3 \leftarrow R_1 + R_2$$

$$R_5 \leftarrow R_3 + R_4$$

But,

Before the final execution of R<sub>3</sub> after the starting of Instruction I<sub>2</sub>.

- In Instruction I<sub>2</sub> R<sub>3</sub> has been used.
- Thus, this will produce contradiction.

TB Note = To resolve this contradiction stall has been done  
 → Instruction 2 (I<sub>2</sub>) will be getting flushed

|                |       |    |    |    |
|----------------|-------|----|----|----|
| I <sub>1</sub> | IF/ID | OF | EX | WB |
| I <sub>2</sub> | IF/ID | OF | EX | WB |
|                | IF/ID | OF | EX | WB |

Branching in the instruction has been used, stall.

Branching in the instruction has been

- Can get rectified by operator shifting method

## CONTROL HAZARD

|     |    |    |    |   |    |
|-----|----|----|----|---|----|
| 500 | IF | ID | EX | M | WB |
| 501 | IF | ID | EX | M | WB |

Here while execution of Memory address 500, Program counter (PC) will automatically shift to Memory location (501), hence if we want to execute the instruction of Memory location 700.

Then that will perform contradictions hence, pipeline relases contradictions for performance of Exec Instructions.

Note = As soon as we detect branching we can shift the instructions accordingly.

→ Hence, the degradation in our performance will be stopped.

Flush and Stall

↑  
Remove number of Instruction to reach.

If Program Counter (PC) is in

by =

|     |    |    |    |   |    |
|-----|----|----|----|---|----|
| 500 | IF | ID | EX | M | WB |
|     | IF | ID | EX | M | WB |
|     | IF | ID | EX | M | WB |

Register the  
Instruction



|    |    |    |   |    |
|----|----|----|---|----|
| IF | ID | EX | M | WB |
|----|----|----|---|----|

to be displayed

Let's say 2000th memory location, then flush

# WRITE AFTER READ HAZARD

Q.

$$\begin{array}{l}
 I_1 = \begin{array}{ccccc} & 700 & & 10 & \\ & 200 & & & \\ & R_1 \leftarrow & R_2 * R_3 & & \\ & & & & \\ & 70 & & 30 & 40 \end{array} \\
 I_2 = \begin{array}{ccccc} & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \end{array}
 \end{array}$$

|    |    |    |    |    |
|----|----|----|----|----|
| I1 | IF | ID | EX | WB |
| I2 | IF | ID | EX | WB |

} here,  
Before

giving the value of  
 $R_2 * R_3$  into  $R_1$  Register of Instruction 1,  
 Thy  $R_2$  of Instruction 2 is reading the  
 value of  $R_4$  and  $R_5$ .  
 Hence, here write after Read hazard occurs

$$\text{Range } (I_1) = R_1$$

$$\text{Domain } (I_1) = R_2, R_3$$

$$\text{Range } (I_2) = R_2$$


$$\text{Domain } (I_2) = R_4, R_5$$

$$\therefore \boxed{\text{Domain of } (I_1) \cap \text{Range of } (I_2) = R_2 \neq \emptyset}$$

Hence, Write after read Instruction is existing here.

# WRITE AFTER WRITE HAZARD

$$\begin{array}{l}
 \stackrel{200}{I_1} = R_3 \leftarrow R_1 * R_2 \\
 \stackrel{10}{=} \\
 \stackrel{100}{I_2} = R_3 \leftarrow R_4 + R_5 \\
 \stackrel{50}{=} \quad \stackrel{50}{}
 \end{array}$$



At both positions (Memory locations), the value of R<sub>3</sub> has been differing.

This is perfect example of Lost Update Problem.

## LOST UPDATE PROBLEM

→ When two or more transactions gets overridden then the error in output has been changes occurred.

Chick = Range (I<sub>1</sub>) = R<sub>3</sub>

Domain (I<sub>1</sub>) = R<sub>1</sub>, R<sub>2</sub>

Range (I<sub>2</sub>) = R<sub>3</sub>

Domain (I<sub>2</sub>) = R<sub>4</sub>, R<sub>5</sub>

In write after write hazard

Read (I<sub>1</sub>) = Read (I<sub>2</sub>) = R<sub>3</sub> ≠ φ

Hence, existence of write after write hazard.

H3 Note =

## Data Hazards

Read After Write

Write after Write

Write after Read

→ Can be

done by  
register  
renam

→ Can get rectified  
by Operator  
shifting.


→ Can be  
rectified by  
Register Renaming.

(81)

Q. Consider a 4 - Segment Pipeline for 4 tasks, compare the number of cycle required in pipeline model and non-pipeline model.

$$\Rightarrow k + (n-1) = 4 + (4-1) = 7 \text{ Cycle (Pipelining)}$$

$$4 \times 4 = 16 \text{ Cycles (Non-Pipelining)}$$



$(16 - 7) = 9$  Stages Saved

$$\Rightarrow \boxed{\{k+(n-1)\} \times t_p} \leftarrow \text{Pipelining}$$

$$\Rightarrow \boxed{n \times t_n} \leftarrow \text{Non-Pipelining}$$

$$\eta = \frac{S}{R}$$

sta