

Department of Computer Science and Electronic Engineering

Assignment 2: CPU Design

CE869: High Level Logic Design

Registration number: 2311849

Total word Count: 1950

1 ABSTRACT

In this project, 16-bit Central Processing Unit (CPU) is designed and verified, focusing on general Datapath and control unit. Utilizing a modular coding approach, alongside generic and generate commands, the CPU design ensures flexibility and scalability. The top-down methodology employed in this project emphasizes thorough RTL analysis and simulation-based verification, ensuring functionality and correctness at each module level.

2 INTRODUCTION

This project presents the design and verification of a 16-bit CPU modified to address a specific task which is computing the sum of natural numbers less than a given nonzero integer N. The CPU is equipped with a general Datapath and control unit, designed to efficiently execute instructions derived from the problem statement. Notably, the input N is provided through 16 switches on the FPGA Basys 3 board, while the output, representing the computed sum, is displayed on a 7-segment display.

3 OVERVIEW

Control Processing Unit (CPU) is a simply a dedicated microprocessor that only executes software instructions [1]. Microprocessor is an integrated circuit that contains all the functions of a CPU of a computer. Basic block diagram Von Neumann model of a computer is given in Figure 1.




Figure 1: Components of Von Neumann model computer [2]

The 16-bit CPU design comprises of general data path and control path, which collectively handle all data operations within the microprocessor. The general data path is divided into two main components: The Arithmetic/Logic Instruction Datapath and the Control Flow Instruction Datapath.

Within the Arithmetic/Logic Instruction Datapath, there are various components including multiplexers for selecting inputs from instructions, switches and the output of Arithmetic Logic Unit (ALU). Register Files (RF) facilitates both writing too and reading from specific addresses, controlled by signals from the control unit. The ALU is responsible for executing arithmetic and logic operations on data stored in the register file or received from input lines, guided b control signals. The 'Z' status register holds 1-bit value crucial for conditional jumps, indicating whether the result of the previous operation was zero. Additionally, tri-state buffers enable updating the data after an "OUT" instruction.

On the other hand, the Control Flow Instruction Datapath manages the determination of the next program counter value, which serves as the 4-bit address of the instruction stored in Read-Only Memory (ROM). The Instruction Register (IR) loads the instruction at the current program counter and select its type. The driver multiplexer select pin plays a key role in deciding whether the new program address increment by 1 or is set by the instruction type.

The Control Unit crucially combines all operations within the data path and the microprocessor. Implemented using a Finite State Machine (FSM), the Control Unit cycles through various states, including states. During the fetch state, control signals such as PCload and IRload are set to retrieve the memory location specified by the Program Counter (PC) and transfer its content into the Instruction Register (IR). The decode state interprets bits from the IR to identity the current instruction to be executed, guiding subsequent operations. Finally, when in the current instruction state, appropriate control signals are asserted to the Arithmetic/Logic Instruction Datapath for the execution of the specified instructions.

INPUT • 16 Switches • Button C (reset) • Clock **Contol Unit** General (CU) **Datapath** 1. ARITHEMATIC/LOGIC INSTRUCTION Finite State Machine (FSM) Datapath - Fetch - MUX - Decode - Register Files (RF) - Execute Instructions 1 n - Arithematic Logic Unit (ALU) - D filp flop - Tri state Buffer 2. CONTROL FLOW INSTRUCTION datapath - Instruction Register (IR) - Jmux - Program Counter (PC) - 4-bit increment - Read Only Memory (ROM) **CENTRAL PROCESSING UNIT OUTPUT** • 7 segment display

Figure 2: Block Diagram of Implemented CPU




Figure 3: Schematic of Top-Level CPU

4 GENERAL DATAPATH

The Datapath is responsible for actual execution of all data operations performed by the microprocessor [2]. As mentioned above in Figure 2 consists of "Arithmetic/Logic instruction" data path and "Control flow Instruction" Datapath. Working flow and explanation of each data paths and their modules is explained in this section:




Figure 4: Datapath consisting of Control Flow Instruction and Arithmetic/Logic instruction data paths [3]

4.1 CONTROL FLOW INSTRUCTIONS DATA PATH

This Datapath is used for deciding the next program counter value. Program Counter (PC) should be increased by 1 following these instructions: MOV, IN, OUT, NOT, LT, INC, DEC, ADD. PC should be set to 4 least significant bits of instruction following JMP, JNZ (only if Z status flag is 0, otherwise PC=PC+1), JN (only if Z status flag is 1, otherwise PC=PC+1). For example: JMP – 0101000011 instruction should set PC to 0011 (meaning that the next executed instruction will come from ROM address 3) The decision is made by the following procedure [4]:

- Load instruction at current program counter (address), drive IRload pin.
- Check what instruction type it is (decode instruction), read IR.
- Drive multiplexer select pin to decide if the new program address is increased by 1 (select='1') or set by the instruction (select='0').
- Load newly selected program counter by driving PCload.




Figure 5: Top Level view of Control Flow Instruction Datapath

4.1.1 Read Only Memory (ROM)

ROM has 16 memory locations and of each having 10-bits. The input address is 4bit and output is 10 bits. Each instruction has different functionality as shown in Table 1. It is responsibility of the control unit within CPU to recognize what should be done when specific instruction is about to be executed and ensure that happens.

```
"0010000011", -- IN Rdd //0// READ INPUT TO R3
"1111000001", -- MOV Rdd, #nnnn //1// INIT R0 = 1
"1111010000", -- MOV Rdd, #nnnn //2// INIT R1 = 0
"10110100001", -- ADD Rdd, Rrr, Rqq //3// R1 = R0 + R1
"10010000001", -- INC Rrr, #nnnn //4// R0 = R0 + 1
"1000000011", -- LT Rrr, Rqq //5// IF R0<R3 THEN Z = 0 ELSE Z = 1
"0110000011", -- JNZ aaaa //6// IF Z == 0 THEN GO ADDR 03 ELSE GO
NEXT ADDR
"0011000001", -- OUT Rss //7// OUTPUT R1
others => ("00000000000") -- HALT //8// OVER
```

Instruction	Encoding	Affects	Operation
HALT	0000000000		Halt
MOV Rdd, Rss	000100ddss		$Rdd \leftarrow Rss$
IN Rdd	00100000dd		$Rdd \leftarrow Input$
OUT Rss	00110000ss		Output $\leftarrow Rss$
NOT Rdd, Rss	010000ddss	Z	$Rdd \leftarrow NOT Rss$
JMP aaaa	010100aaaa		Jump to aaaa
JNZ aaaa	011000aaaa		Jump to aaaa if Z status flag is unset (i.e. is 0)
JN aaaa	011100aaaa		Jump to aaaa if Z status flag is set (i.e. is 1)
LT R rr , R qq	100000rrqq	Z	Set Z to 0 if $Rrr < Rqq$, to 1 otherwise
INC Rrr, #nnnn	1001rrnnnn	Z	$Rrr \leftarrow Rrr + nnnn$
DEC Rrr, #nnnn	1010rrnnnn	Z	$Rrr \leftarrow Rrr - nnnn$
ADD R dd , R rr , R qq	1011ddrrqq	Z	$Rdd \leftarrow Rrr + Rqq$
SUB Rdd , Rrr , Rqq	1100ddrrqq	Z	$Rdd \leftarrow Rrr - Rqq$
AND Rdd , Rrr , Rqq	1101ddrrqq	Z	$Rdd \leftarrow Rrr \text{ AND } Rqq$
OR Rdd, Rrr, Rqq	1110ddrrqq	Z	$Rdd \leftarrow Rrr \ OR \ Rqq$
MOV Rdd, #nnnnnnn	1111ddnnnn		$Rdd \leftarrow nnnn$



Figure 6: Example format of "MOV Rdd, #nnnn" instruction [4]

4.2 ARITHMATIC/LOGIC INSTRUCTION DATAPATH

Arithmetic/Logic Instruction Datapath consists of multiplexer, Register Files, Arithmetic Logic Unit (ALU), Flipflops. Figure 7 shows the top-level view of Arithmetic/Logic Instruction Datapath.




Figure 7: Top Level view of Arithmetic/Logic Instruction Datapath

4.2.1 Multiplexer

Multiplexer basically has 4 inputs. The output is depending on the select pin IE. Inputs are of three types: 1. Input from Instruction itself (this input is coming from the decode of the Control Unit). 2. Input from the switches of Basys3 FPGA board. 3. ALU output.

```
if select_IE = "00" then -- Input from Instruction
    out_mux <= x_instruction;
elsif select_IE = "01" then -- Input from Switches
    out mux <= y instruction;</pre>
```

```
elsif select_IE = "10" then -- Input from ALU out
    out_mux <= z_instruction;
elsif select_IE = "11" then -- Input from ALU out
    out mux <= z instruction;</pre>
```




Figure 8: RTL Schematic of MUX

4.2.2 Dedicated Register Files

Register file is an array of registers in a CPU. It is a small memory within CPU with 4 locations, each storing 16-bits. Unlike Static Random Access Memory (SRAMs), it has dedicated read and write ports (ordinary SRAMs usually read and write through the same ports). It is usually used for the source operands and destination of the ALU and therefore it has one write port and two read ports. Since the ALU normally takes two input operands, the register file should be able to output two values from two different locations at the same time. Write is synchronous while read is often asynchronous: in a single clock, data can be read, transformed and written back [2].

Below code from [2] is used for Register file. The "write port" handles writing data to the register file based on the write enable signal and address. Read operations are performed based on the read enable signals for 2 ports (A and B), outputting data from the register file. When rising edge of clock, check if Write Enable is set to '1', if yes \rightarrow Write the input to the specified address. To read port A and B check if the respective enable is '1'. When RAE and/or RBE are low, the corresponding outputs will simply match the input "I" o the register file.

```
wait until rising_edge(clk);
    if WE_RF = '1' then
        reg file (to integer(unsigned(WA RF))) <= input ID;</pre>
```

```
end if;
end process;
-- READ PORT A
Aout <= reg_file (to_integer(unsigned(RAA_RF))) when RAE_RF = '1'
else (others => '0');
-- READ PORT B
Bout <= reg_file (to_integer(unsigned(RBA_RF))) when RBE_RF = '1'
else (others => '0');
```




Figure 9: RTL Schematic of Register File (RF)

4.2.3 Arithmetic Logic Unit (ALU)

ALU is used to perform operations such as Pass, Logical AND, Logical OR, Logical NOT, Addition, Subtraction, Increment and Decrement based on the op codes as shown in Table 2. ALU consists of a four-bit adder, the logic extender (LE) which is used for manipulating all logic operations, the arithmetic extender (AE) which is used for manipulating all arithmetic operations. The carry extender (CE) which is used for modifying the primary carry-in signal, so that arithmetic operations are performed correctly.




Figure 10: Block Diagram of ALU [4]

<i>s</i> ₂	<i>s</i> ₁	<i>s</i> ₀	Operation	x _i (LE)	$y_i(AE)$	$c_0(CE)$
0	0	0	Pass	a _i	0	0
0	0	1	AND	a _i AND b _i	0	0
0	1	0	OR	a _i OR b _i	0	0
0	1	1	NOT	a' _i	0	0
1	0	0	Addition	ai	b _i	0
1	0	1	Subtraction	a _i	b_i'	1
1	1	0	Increment	ai	0	1
1	1	1	Decrement	a _i	1	0

Table 2: Truth Table of ALU [4]

Since the modules Logic Extender, Arithmetic Extender and ALU is 1 bit, but in this design, we are using 16bit inputs. To implement this "Generate command" is used in order to ease the coding.

```
s LE => op
                  );
   end generate g GENERATE FOR LE AE;
full adder 0: entity work.full adder
         Port map (x FA \Rightarrow x(0), --LE \text{ output})
                   y_FA \Rightarrow y(0), --AE  output
                   carry_in_FA => CE out,
                   sum FA => f(0),
                   carry out FA => carry wire(0)
   g GENERATE FOR full adder 1 15: for i in 1 to 15 generate
       full adder 0: entity work.full adder
        Port map (x FA \Rightarrow x(i), --LE output)
                   y_FA => y(i), --AE output
                   carry_in_FA => carry_wire(i-1),
                   sum FA => f(0),
                   carry out FA => carry wire(0)
  end generate g GENERATE FOR full adder 1 15;
```




Figure 11: RTL Schematic of ALU

4.2.4 Data Flip-Flop

This flip-flop is to update the "Z" status flag. Output of the ALU is connected to NOR gate. If all 16-bit outputs are '0' output is '1' whereas if any bit is '1' the output will be '0'. Output of NOR gate (either '1' or '0') is connected to the D-ff. If enable is high and rising edge of clock, output is followed by the value of input.




Figure 12: RTL Schematic of D-ff

Z status flag: It is a 1-bit value stored inside processor that allows to check if the result of previous operation/instruction (e.g. addition, subtraction) was equal to 0. This allows the processor to do conditional jumps (e.g., JNZ instruction will perform jump only if the result of previous Z-affecting instruction was not equal to zero) [4].

4.2.5 Tristate Buffer

It has three states 0, 1, and Z. The value Z represents a high-impedance state, which acts like a switch that is opened. It is used to connect several devices to the same bus. If two or more devices are connected directly to a bus without using tri-state buffer, signals will get corrupted on the bus.

Figure 13: RTL Schematic of Tri-state buffer

5 CONTROL UNIT

When it's in the "fetch" state, it sets signals to grab the memory location pointed to by the Program Counter (PC) and puts that information into the Instruction Register (IR). In the "decode" state, it reads a set of instructions. It looks at the bits in the IR to figure out what needs to be done next. Finally, in "Instruction state", it sends signals to the part of the microprocessor that does the actual calculations or operations, telling it what to do based on the instruction that was decoded earlier.




Figure 14: Control Unit FSM representation [3]

6 7 SEGMENT DISPLAY

7 segment is using the clock divider with a threshold value of 500,000 which is using generic method of code. The clock divider generates signal based on the system clock. This clock divided clock signal is then used for the clock for a seven-segment display.

The seven-segment display is responsible for driving the seven-segment display with the appropriate signals for each segment to display a numeric value. In this instantiation, various signals such as "an" (anodes), "seg" (segments), and "d0" through "d3" (display digits) are mapped to corresponding signals in the design.

Further, the value from output of Arithmetic/Logic Instruction Datapath is converted into individual digits. It does this by taking the modulus of the 10, 100, 1000 and 10000 to extract each digit from the rightmost to the leftmost. This process effectively decomposes the input numerical value into individual digits for display on the seven-segment display.

Overall, the CPU is implemented as shown in Figure 15.




Figure 15: CPU

7 VERIFICATION

Verification included Register Transfer Level (RTL) analysis of each module to ensure functionality and correctness. Once each module was verified, top level modules Arithmetic/Logic Datapath, Control Flow Datapath, Control Unit and the high-level CPU was verified. To validate functionality, a testbench code simulated toggling the clock signal every 20 nanoseconds to drive CPU operations.

```
while TRUE loop
  clk <= '0';
  wait for 20ns;
  clk <= '1';
  wait for 20ns</pre>
```

8 CONCLUSION

In conclusion, the thorough verification process of our CPU design, ensuring each module functions flawlessly at the RTL level without any errors in the code. The analysis of the top-level RTL further strengthens confidence in the design's robustness and suitability for practical deployment.

Through this exercise, I gained knowledge on internal workings of a 16-bit CPU, operations of different Datapath, the significance of instructions and opcodes, and the efficient handling of read and write operations within register files. This understanding serves as a solid foundation for grasping higher-level designs, such as 32-bit and 64-bit CPUs, empowering me to delve into complex microprocessor architectures. Also, the basic components like adders, counters, and ALUs, when integrated, can function as a real processor, showcasing their role in real-world scenarios.

Looking ahead, I'm inspired to apply this knowledge on designing more advanced CPUs, including 32-bit and 64-bit variants. Additionally, I'm eager to explore and implement architectures like RISC-V and CISC. Adopting a Microcode Control Unit approach helps in scaling complex microprocessors, bug fixes and implement specialized microprocessors (different instruction sets) with same underlying hardware micro-architecture.

9 REFERENCES

- [1] W. Yi, General Purpose Microprocessor Design, Essex: School of Computer Science and Electronic Engineering, University Of Essex (UK), 2024, p. 27.
- [2] W. Yi, Microprocessor Design, Essex: School of Computer Science and Electronic Engineering, University Of ESSEX (UK), 2024.
- [3] D. W. Yi, CE869 Assignment 2: CPU Design, Essex: CSEE University of Essex, 2024.
- [4] M. Borowski, Support Notes for Assignment 2 (CPU design), ESSEX: University of Essex, CE869 High Level Logic Design, 22nd February 2024.

APPENDICES

```
______
-- Company:
-- Engineer:
-- Create Date: 20.03.2024 01:40:14
-- Design Name:
-- Module Name: CPU - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity CPU is
   Port ( sw : in STD LOGIC VECTOR (15 downto 0);
          clk : in STD LOGIC;
          btnC : in STD LOGIC;
          an : out STD LOGIC VECTOR (3 downto 0);
          seg : out STD LOGIC VECTOR (6 downto 0)
          );
end CPU;
architecture Behavioral of CPU is
   signal IRload_signal : STD_LOGIC;
   signal IE signal : STD_LOGIC_VECTOR (1 downto 0);
   signal WE signal : STD LOGIC;
   signal WA signal : STD LOGIC VECTOR (1 downto 0);
   signal RAE signal : STD LOGIC;
   signal RAA signal : STD LOGIC VECTOR (1 downto 0);
   signal RBE signal : STD LOGIC;
   signal RBA signal : STD LOGIC VECTOR (1 downto 0);
   signal OP signal : STD LOGIC VECTOR (2 downto 0);
   signal ZE_signal : STD_LOGIC;
   signal Z_signal : STD_LOGIC;
   signal OE signal : STD LOGIC;
```

```
signal J MUX SEL signal : STD LOGIC;
    signal MUX 3 1 X INSTRUCTION signal: STD LOGIC VECTOR(15 downto 0);
    signal IR signal: STD LOGIC VECTOR (9 downto 0);
    signal PCload signal : STD LOGIC;
    signal display_signal : STD_LOGIC_VECTOR(15 downto 0);
    signal clk_out_display: STD_LOGIC;
    signal d0_signal : STD_LOGIC_VECTOR (3 downto 0); signal d1_signal : STD_LOGIC_VECTOR (3 downto 0); signal d2_signal : STD_LOGIC_VECTOR (3 downto 0); signal d3_signal : STD_LOGIC_VECTOR (3 downto 0);
begin
   ALU_control_block: entity work.Data_path_2 port map (
             Instruction register => MUX 3 1 X INSTRUCTION signal, ---check
             Switch => sw,
             IE => IE signal,
             WE => WE_signal,
             WA => WA_signal,
             RAE => RAE signal,
             RAA => RAA signal,
             RBE => RBE signal,
             RBA => RBA_signal,
             \operatorname{Clock} 1 \Rightarrow \operatorname{clk},
             OP => OP signal,
             ZE => ZE signal,
             Z \Rightarrow Z signal,
             OE => OE signal,
             Data Output => display signal
    );
    Counter block: entity work. Data path 1 port map (
             IRload => IRload signal,
             PCload => PCload signal,
             Reset => btnC,
             Clock => clk,
             MUX SEL => J MUX SEL signal,
             IR OUT => IR signal
    );
    Control Unit: entity work. Control Unit port map (
             PCload CU => PCload signal,
             IRload CU => IRload signal,
             IE CU => IE signal,
             WE CU => WE signal,
             WA CU => WA signal,
             RAE CU => RAE signal,
             RAA CU => RAA signal,
             RBE CU => RBE signal,
             RBA CU => RBA_signal,
             OP CU => OP signal,
             ZE CU => ZE signal,
             Z CU => Z signal,
             OE CU => OE signal,
             J MUX SEL => J MUX SEL signal,
             MUX 3 1 X INSTRUCTION => MUX 3 1 X INSTRUCTION signal,
             IR => IR signal,
             clk => clk,
             reset => btnC
    );
```

```
display : entity work. Clock Divider generic map ( -- This line
instantiates an entity named "Clock Divider" from the library work
           THRESHOLD => 500000 -- THRESHOLD generic parameter of the
Clock Divider entity will take the value 500000
        port map ( -- This part maps the ports of the instantiated entity
Clock Divider to other signals or ports in my design.
            clk => clk, -- clk is mapped to a signal named CLK100MHZ
            reset => '0', --reset is mapped to a constant value '0'
            clock out => clk out display --clock out is mapped to signal
clk_out_display
        );
    seven segment: entity work.seven segment display port map(
           ck => clk out display,
           an => an,
           seq => seq
           d0 \Rightarrow d0 \text{ signal,}
           d1 => d1 signal,
           d2 \Rightarrow d2_signal,
           d3 \Rightarrow d3 \text{ signal}
    );
    display to digits: process (display signal)
        begin
            d0 signal <=
std logic vector(to unsigned((to integer(unsigned(display signal)) mod 10),
d0 signal'length));
            d1 signal <=
std logic vector(to unsigned((to integer(unsigned(display signal)) mod
100)/10, d1 signal'length));
            d2 signal <=
std logic vector(to unsigned((to integer(unsigned(display signal)) mod
1000)/100, d2 signal'length));
            d0 signal <=
std logic vector(to unsigned((to integer(unsigned(display signal)) mod
10000)/1000, d3 signal'length));
         end process;
end Behavioral;
______
-- Company:
-- Engineer:
-- Create Date: 13.03.2024 13:26:27
-- Design Name:
-- Module Name: 4 bit PC - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
```

-- Additional Comments:

```
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity PC is
   Port (
        D : in STD_LOGIC_VECTOR (3 downto 0);
        PC load : in STD LOGIC;
        reset : in STD_LOGIC;
        clk : in STD LOGIC;
        PC : out STD LOGIC VECTOR (3 downto 0));
end PC;
architecture Behavioral of PC is
begin
   process (clk)
       begin
       if reset = '1' then
           PC <= (others => '0');
       elsif PC load = '1' then
           if rising edge (clk) then
              PC <= D ;
           end if;
       end if;
   end process;
end Behavioral;
-- Company:
-- Engineer:
-- Create Date: 21.02.2024 10:48:21
-- Design Name:
-- Module Name: ALU - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
```

-- Revision 0.01 - File Created

```
-- Additional Comments:
               ______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
ENTITY ALU IS
 PORT (
         a : IN std logic vector (15 DOWNTO 0);
         b : IN std logic vector (15 DOWNTO 0);
         op : IN std_logic_vector (2 DOWNTO 0);
         f : OUT std logic vector (15 DOWNTO 0)
       );
END ALU;
ARCHITECTURE BHV ALU OF ALU IS
    signal x : std logic vector(15 downto 0); --LE output
    signal y : std logic vector(15 downto 0); --AEoutput
    signal CE out: std logic;
    signal carry wire: std logic vector (16 DOWNTO 0);
    signal unsigned overflow: std logic;
    signal signed overflow: std logic;
begin
    carry extender : entity work.carry extender
        Port map (cout CE => CE out,
                  s CE => op
                 );
  g GENERATE FOR LE AE: for i in 0 to 15 generate
    arithematic extender: entity work.arithematic extender
        Port map (b AE \Rightarrow b(i),
                  y_AE \Rightarrow y(i), --AE output
                  s AE => op
                 );
    logic extender: entity work.logic extender
        Port map (a LE => a(i),
                  b^{-}LE \Rightarrow b(i),
                  x^{-}LE \Rightarrow x(i), --LE \text{ output}
                  s LE => op
   end generate g GENERATE FOR LE AE;
    full adder_0: entity work.full_adder
        Port map (x_FA \Rightarrow x(0), --LE \text{ output})
                  y FA => y(0), --AE output
```

```
carry in FA => CE out,
                  sum \overline{FA} = \overline{>} f(0),
                  carry out FA => carry wire(0)
   g GENERATE FOR full adder 1 15: for i in 1 to 15 generate
       full adder 0: entity work.full adder
        Port map (x_FA \Rightarrow x(i), --LE \text{ output})
                 y_FA => y(i), --AE output
                  carry_in_FA => carry_wire(i-1),
                  sum FA \Rightarrow f(0),
                  carry_out_FA => carry_wire(0)
  end generate g_GENERATE_FOR_full_adder_1_15;
END BHV ALU;
-- Company:
-- Engineer:
-- Create Date: 06.03.2024 11:24:42
-- Design Name:
-- Module Name: arithematic extender - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity arithematic extender is
    Port (
           s AE : in STD LOGIC VECTOR (2 downto 0);
           b AE : in STD LOGIC;
           y AE : out STD LOGIC);
end arithematic extender;
```

```
architecture Behavioral of arithematic extender is
begin
   process
   begin
       case (s AE) is
           when "000" => -- PASS
           y_AE <= '0';
when "001" => -- AND
               y_AE <= '0';
           when "010" => -- OR
              y_AE <= '0';
           when "011" =>
              y_AE <= '0';
           when "100" => -- ADDITION
               y_AE <= b_AE;
           when \overline{"}101" => \overline{\ } -- SUBTRACTION
               y_AE <= b_AE;
           when "110" => -- INCREMENT
              y_AE <= '0';
           when \overline{"}111" => -- DECREMENT
               y_AE <= '0';
           when others => --changed this be carefullllllllllll
               y AE <= '0';
       end case;
    end process;
end Behavioral;
_____
-- Company:
-- Engineer:
-- Create Date: 06.03.2024 11:42:00
-- Design Name:
-- Module Name: carry_extender - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity carry extender is
    Port (
          s CE : in STD LOGIC VECTOR (2 downto 0);
          cout CE : out STD LOGIC
end carry_extender;
architecture Behavioral of carry extender is
begin
   process
   begin
       case (s CE) is
           when "000" => -- PASS
               cout CE <= '0';
           when "00\overline{1}" => -- AND
              cout_CE <= '0';
           when "010" => -- OR
              cout CE <= '0';
           when "0\overline{1}1" => -- NOT
              cout CE <= '0';
           when "10\overline{0}" => -- ADDITION
               cout_CE <= '0';
           when "10\overline{1}" => -- SUBTRACTION
               cout_CE <= '1';
            when "11\overline{0}" => -- INCREMENT
               cout_CE <= '1';
            when "111" => -- DECREMENT
               cout CE <= '0';
            when others => --changed this be carefullllllllllll
               cout CE <= '0';
        end case;
    end process;
end Behavioral;
______
-- Company:
-- Engineer:
-- Create Date: 13.03.2024 19:41:36
-- Design Name:
-- Module Name: Data_path - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity Data path 1 is
    Port ( IRload : in STD LOGIC;
           PCload : in STD LOGIC;
           Reset : in STD LOGIC;
           Clock : in STD LOGIC;
           MUX SEL: in STD_LOGIC;
           IR OUT : out STD LOGIC VECTOR (9 downto 0));
end Data path 1;
architecture Behavioral of Data path 1 is
    signal ROM out: std logic vector (9 downto 0); -- output of ROM
    signal IR 9downto0: std logic vector (9 downto 0); --output of IR (last
3 bits)
    signal inc out: std logic vector (3 downto 0); --output of INCREMENTER
    signal IR mux out: std logic vector (3 downto 0); --output of 2:1 MUX
    signal PC out: std logic vector (3 downto 0); --output of PC
begin
    IR: entity work.IR port map (
        D => ROM out,
        IR load => IRload,
        clk => Clock
        IR => IR 9downto0
    );
    MUX IR: entity work.mux 2 1 port map (
        IR => IR 9downto0(3 DOWNTO 0),
        inc => inc out,
        sel => MUX SEL,
        mux out => IR mux out
    );
    PC: entity work.PC port map (
        D => IR mux out,
        PC load => PCload,
        reset => Reset,
        clk => Clock,
```

PC => PC out

inc input => PC out,

INCREMENTER: entity work.incrementer port map (

);

```
inc output => inc out
   );
    ROM: entity work.ROM port map (
       address => PC out,
       data out => ROM out
    );
   IR OUT <= IR 9downto0;</pre>
 end Behavioral;
______
-- Company:
-- Engineer:
-- Create Date: 13.03.2024 21:32:09
-- Design Name:
-- Module Name: Data path 2 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity Data path 2 is
    Port ( Instruction Register : in STD LOGIC VECTOR (15 downto 0);
          Switch: in STD LOGIC VECTOR (15 downto 0);
          IE : in STD LOGIC VECTOR (1 downto 0);
          WE : in STD LOGIC;
          WA : in STD LOGIC VECTOR (1 downto 0);
          RAE : in STD LOGIC;
          RAA : in STD LOGIC VECTOR (1 downto 0);
          RBE : in STD LOGIC;
          RBA : in STD LOGIC VECTOR (1 downto 0);
          Clock 1 : in STD_LOGIC;
          OP : in STD_LOGIC_VECTOR (2 downto 0);
          ZE : in STD LOGIC;
```

```
Z : out STD LOGIC;
           OE : in STD LOGIC;
           Data Output: out STD LOGIC VECTOR (15 downto 0));
end Data path 2;
architecture Behavioral of Data path 2 is
    signal MUX RF OUT : std logic vector (15 downto 0); -- ouput of MUX RF
    signal A_out_RF : std_logic_vector (15 downto 0); -- output of A_RF
    signal B_out_RF : std_logic_vector (15 downto 0); -- output of B_RF
    signal ALU_out : std_logic_vector (15 downto 0); -- output of ALU
    signal BUFF OUT : std logic vector (15 downto 0); -- output of
TRI STATE BUFFER OUTPUT
begin
    MUX RF : entity work.mux 3 1 port map(
        x instruction => Instruction Register,
        y instruction => Switch,
        ALU output => ALU out ,
        select IE => IE,
        out mux => MUX RF OUT
    );
    RF: entity work.RF port map (
        clk => Clock 1,
        WE RF => WE,
        WA RF => WA,
        RAE RF => RAE,
        RAA RF => RAA,
        RBE RF => RBE,
        RBA RF => RBA,
        input ID => MUX RF OUT,
        Aout => A out RF,
        Bout => B out RF
    );
    ALU : entity work.ALU port map(
        a => A out RF,
        b \Rightarrow B \text{ out } RF
        op \Rightarrow \overline{OP}
        f => ALU out
    );
    D ff : entity work.d ff port map (
        d => ALU out,
        E \Rightarrow ZE
        clk => Clock_1,
        O => Z
    );
    TRI STATE: entity work.tristate buffer port map (
        input => ALU out,
        cntrl => OE,
        output => BUFF OUT
    );
    Data Output <= BUFF OUT;
    end Behavioral;
```

```
-- Company:
-- Engineer:
-- Create Date: 06.03.2024 11:49:42
-- Design Name:
-- Module Name: full adder - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity full adder is
   Port (
        x FA : in STD LOGIC;
        y FA : in STD LOGIC;
        carry in FA : in STD LOGIC;
        sum FA : out STD LOGIC;
        carry out FA : out STD LOGIC
       );
end full adder;
architecture Behavioral of full adder is
begin
    sum_FA <= x_FA xor y_FA xor carry_in_FA;</pre>
    carry_out_FA <= (x_FA and y_FA) or (carry_in_FA and (x_FA xor y_FA));</pre>
end Behavioral;
______
-- Company:
-- Engineer:
-- Create Date: 13.03.2024 13:58:31
```

```
-- Design Name:
-- Module Name: incremeter - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity incrementer is
    Port ( inc input : in STD LOGIC VECTOR (3 downto 0);
          inc output : out STD LOGIC VECTOR (3 downto 0));
end incrementer;
architecture Behavioral of incrementer is
    constant increment value : std logic vector(3 downto 0) := "0001";
    constant c in : std logic := '0';
    signal cout 1 : std logic vector (3 downto 0);
    signal cout : std logic ;
begin
     adder increment: entity work.full adder port map (
           x FA => inc input(0),
           y FA => increment value(0),
           carry in_FA => c_in,
           sum FA =  inc_output(0),
           carry out FA => cout 1(0)
         );
   g GENERATE FOR: for i in 1 to 3 generate
           adder increment other : entity work.full adder port map(
           x FA => inc input(i),
           y FA => increment value(i),
           carry in FA \Rightarrow cout 1(i-1),
           sum FA => inc output(i),
           carry_out_FA => cout 1(i)
  end generate g GENERATE FOR;
```

```
cout <= cout 1(3);
end Behavioral;
______
-- Company:
-- Engineer:
-- Create Date: 13.03.2024 18:28:12
-- Design Name:
-- Module Name: IR - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity IR is
   Port ( D : in STD LOGIC VECTOR (9 downto 0);
          IR load : in STD LOGIC;
          clk : in STD LOGIC;
          IR : out STD LOGIC VECTOR (9 downto 0));
end IR;
architecture Behavioral of IR is
begin
   process
   begin
       if rising edge (clk) then
           if IR load = '1' then
              IR <= D;
           end if;
       end if;
   end process;
end Behavioral;
```

```
-- Company:
-- Engineer:
-- Create Date: 06.03.2024 11:37:39
-- Design Name:
-- Module Name: logic extender - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity logic extender is
    Port ( s LE : in STD LOGIC VECTOR (2 downto 0);
           a LE : in STD LOGIC;
           b LE : in STD LOGIC;
           x LE : out STD LOGIC
          );
end logic extender;
architecture Behavioral of logic extender is
begin
    process
    begin
        case (s LE) is
            when "000" => -- PASS
                x LE <= a LE;
            when "001" => -- AND
                x LE <= a LE and b LE;
            when "010" => -- OR
               x LE <= a LE or b LE;
            when "011" = \overline{\phantom{a}} -- NOT
                x_LE <= not a_LE;</pre>
            when \overline{"}100" => -\overline{~}ADDITION
                x LE \le a LE;
            when "101" => -- SUBTRACTION
```

```
x LE <= a_LE;</pre>
            when "110" => -- INCREMENT
                x LE <= a LE;
            when "111" => -- DECREMENT
                x LE <= a LE;
            when others => --changed this be carefullllllllllll
               x LE <= '0';
        end case;
    end process;
end Behavioral;
-- Company:
-- Engineer:
-- Create Date: 13.03.2024 14:59:21
-- Design Name:
-- Module Name: mux 2-1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity mux 2 1 is
    Port ( IR : in STD LOGIC VECTOR (3 downto 0);
           inc : in STD LOGIC VECTOR (3 downto 0);
           sel : in STD LOGIC ;
          mux_out : out STD_LOGIC_VECTOR (3 downto 0)
         );
end mux 2 1;
architecture Behavioral of \max\ 2\ 1 is
begin
```

```
begin
        if sel = '0' then
           mux out <= IR;</pre>
        else
           mux out <= inc;</pre>
        end if;
    end process;
end Behavioral;
-- Company:
-- Engineer: HARSHINI
-- Create Date: 13.03.2024 16:17:11
-- Design Name:
-- Module Name: mux 3 1 - Behavioral
-- Project Name: Assignment 2 - CPU DESIGN
-- Target Devices:
-- Tool Versions:
-- Description: This is a program for 4:1 mux but its mentioned as 3:1
because of its last 2 inputs
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE; -- 'IEEE' for standard logic operations and UNISIM for
components provided by Xilinx for simulation purposes.
use IEEE.STD LOGIC 1164.ALL; --defines the basic data types for
representing digital signals (std logic, std logic vector) and provides
operators for working with these types.
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL; -- provides numeric types such as signed and
unsigned, as wel\overline{1} as functions and operators for arithmetic operations on
these types.
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM; --allows to use simulation models during simulation. These
models are essential for accurately simulating the behavior of design,
especially if it includes Xilinx-specific primitives
use UNISIM. VComponents.all; --library available for use in design without
needing to explicitly specify each component. This simplifies your code and
makes it easier to include Xilinx-specific primitives in your design.
entity mux 3 1 is --" mux_3_1" entity declares x_instruction,
y instruction, z instruction, select IE, out mux
    Port ( x instruction : in STD LOGIC VECTOR (15 downto 0); --from
instruction
```

process

```
y instruction : in STD LOGIC VECTOR (15 downto 0); --from switch
           ALU output : in STD LOGIC_VECTOR (15 downto 0); --from ALU
output
           select IE : in std logic vector (1 downto 0); -- select pin
           out mux : out STD LOGIC VECTOR (15 downto 0)); -- output
end mux 3 1;
architecture Behavioral of mux 3 1 is -- " Behavioral architecture" defines
the behavior of the mux 3 1 entity.
begin
    process (select IE) --sensitive to the changes in select pin
    begin
       if select IE = "00" then -- if select pin is "00", intput is from
instruction
           out mux <= x instruction; -- represents input from the
instruction itself
       elsif select IE = "01" then -- if select pin is "01", intput is
from switches
           out mux <= y instruction; -- output is the value of switches
        elsif select IE = "10" then -- if select pin is "10", intput is
from ALU output
           out_mux <= ALU_output; -- output is the value of ALU output</pre>
        elsif select IE = "11" then -- if select pin is "10", intput is
from ALU output
            out mux <= ALU output; -- output is the value of ALU output
        end if;
    end process; -- end process
end Behavioral; -- terminate architecture
-- Company:
-- Engineer:
-- Create Date: 05.02.2024 20:16:16
-- Design Name:
-- Module Name: one digit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
library UNISIM;
use UNISIM.VComponents.all;
entity one digit is
    Port ( digit : in STD LOGIC VECTOR (3 downto 0);
```

```
seg : out STD LOGIC VECTOR (6 downto 0);
          an : out STD LOGIC VECTOR (3 downto 0));
end one digit;
architecture Behavioral of one digit is
begin
   an <= "1110";
   with digit select
          seg \le "1000000" when "0000", --0
                  "1111001" when "0001", --1
                  "0100100" when "0010", --2
                  "0110000" when "0011", --3
                  "0011001" when "0100", --4
                  "0010010" when "0101", --5
                  "0000010" when "0110", --6
                  "1111000" when "0111", --7
                  "0000000" when "1000", --8
                  "0010000" when "1001", --9
                  "1000000" when others; --0 when other buttons are
pressed
end Behavioral;
-- Company:
-- Engineer: HARSHINI
-- Create Date: 13.03.2024 17:07:12
-- Design Name:
-- Module Name: RF - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description: Program for register files
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE; -- 'IEEE' for standard logic operations and UNISIM for
components provided by Xilinx for simulation purposes.
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
```

```
library UNISIM;
use UNISIM.VComponents.all;
entity RF is
   Port ( clk : in STD LOGIC;
          WE RF : in STD_LOGIC;
          WA_RF : in STD_LOGIC_VECTOR (1 downto 0);
          RAE RF : in STD LOGIC;
          RAA RF : in STD LOGIC VECTOR (1 downto 0);
          RBE RF : in STD LOGIC;
          RBA_RF : in STD_LOGIC_VECTOR (1 downto 0);
          input_ID : in STD_LOGIC_VECTOR (15 downto 0);
          Aout : out STD_LOGIC_VECTOR (15 downto 0);
          Bout : out STD_LOGIC_VECTOR (15 downto 0));
end RF;
architecture Behavioral of RF is
    subtype reg is std_logic_vector (15 downto 0);
    type regArray is array (0 to 3) of reg;
    signal reg file: regArray;
begin
   WritePort: process
   begin
       wait until rising_edge(clk);
       if WE RF = '1' then
           reg file (to integer(unsigned(WA RF))) <= input ID;</pre>
       end if;
   end process;
  -- READ PORT A
  Aout <= reg file (to integer(unsigned(RAA RF))) when RAE RF = '1'
  else (others => '0');
  -- READ PORT b
   Bout <= reg file (to integer(unsigned(RBA RF))) when RBE RF = '1'
   else (others \Rightarrow '0');
end Behavioral;
______
-- Company:
-- Engineer:
-- Create Date: 13.03.2024 12:34:28
-- Design Name:
-- Module Name: Read Only Memory - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
```

```
-- Additional Comments:
______
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity ROM is
    Port ( address : in STD LOGIC VECTOR (3 downto 0);
          data out : out STD LOGIC VECTOR (9 downto 0));
end ROM:
architecture Behavioral of ROM is
   type program is array (0 to 15) of std logic vector(9 downto 0); --16
locations
   signal first code : program := (
       "0010000\overline{0}11", -- IN Rdd //0// READ INPUT TO R3
       "1111000001", -- MOV Rdd, \#nnnn //1// INIT R0 = 1
       "1111010000", -- MOV Rdd, \#nnnn //2// INIT R1 = 0
       "1011010001", -- ADD Rdd, Rrr, Rqq //3// R1 = R0 + R1
       "1001000001", -- INC Rrr, \#nnnn //4// R0 = R0 + 1
       "1000000011", -- LT Rrr, Rqq //5// IF R0 < R3 THEN Z = 0 ELSE Z = 1
       "0110000011", -- JNZ aaaa //6// IF Z == 0 THEN GO ADDR 03 ELSE GO
NEXT ADDR
       "0011000001", -- OUT Rss //7// OUTPUT R1
       others => ("000000000") -- HALT //8// OVER
      );
       signal current program : program := first code; ---assign address
begin
    data out <= current program (to integer(unsigned(address))); --adress</pre>
is converted to unsigned int., and coverted to regular integer
end Behavioral;
```