ARMv8 Simulator

Harshit Patel, Swarnadeep Saha

August 27, 2015

Introduction

ARMv8 simulator is developed to simulate limited instruction set of ARMv8 architecture in pipelined fashion. It is equipped with a debugger having a set of very useful functionalities.

Assumptions

- 1. There are five stages in processor pipeline, namely Instruction Fetch (IF), Instruction Decode (ID), Execution (EX), Memory Access (MA), Write Back (WB).
- 2. Instruction cache and data cache are saperate functional units.
- 3. All attempts to access data from instruction cache and data cache are hits.
- 4. All memory words are 0s unless something is stored into memory through program.
- 5. Functional unit to shift bits in operands of instruction is implemented as combinational circuit and has 0 latency.
- 6. Total 3 cycles are required to fetch an instruction from instruction cache and 2 extra cycles are not considered stall cycles.
- 7. There are two separate register files:
 - (a) Interger Register File (intRF) of 32 64-bit registers.
 - (b) Float Register File (floatRF) of 32 128-bit registers.
- 8. Operands can be forwarded from EX/MA interstage register and MA/WB interstage register in operand forwarding mode.
- 9. Switching happens every cycle in a functional unit for the duration it is active.

Source Files

All source files are in [project_path]/ARMv8/ folder. Majority of source files have names of the format [stage_function]_[instruction_class].py where [stage_function] and [instruction_class] are as below:

- [stage_function]:
 - opfetch: These files contain code for decoding and operand fetching for instructions of [instruction_class] in ID stage.
 - executor: These files contain code for executing instructions of [instruction_class] in EX stage.
 - memaccess: These files contain code for memory read/write operations for instructions of [instruction_class] in MA stage.

- writeback: These files contain code for writing results in destination registers for instructions of [instruction_class] in WB stage.
- [instruction_class]:
 - ALU: Implements CLS and CLZ instructions.
 - FP_addSub: Implements scalar and vector varients of FADD and FSUB instructions.
 - FP_maxMin: Implements scalar and vector varients of FMAX and FMIN instructions.
 - adc: Implements ADC instruction.
 - addSub: Implements ADD, ADDS, SUB and SUBS instructions.
 - bitwise_shift: Implements instructions.
 - branch: Implements B, BCOND, BL, BR, BLR, RET, CBZ and CBNZ instructions.
 - conditional: Implements CSET, CSINC, CNEG, CSNEG, CSINV and CSINV instructions.
 - loadStore: Implements LDR, LDRB, LDRSB, LDRH, LDRSH, LDRSW, LDP, STR and STP instructions.
 - logical: Implements AND and ANDS instructions.
 - **misc**: Implements ADR, ADRP and NOP instructions.
 - mov: Implements MOV, FMOV and FMOV general instructions.
 - moveWide: Implements MOVK, MOVN and MOVZ instructions.
 - mulDiv: Implements UMULL, UDIV and SDIV instructions.
 - rotate: Implements ROR instruction.
 - shift: Implements LSL, LSR and ASR instructions.

There are several other source files as follows:

- armdebug.py: Implements debugger.
- **utilfunc.py**: Implements utility functions for setting/getting registers from register file, storing/loading memory locations, integer and floating point addition/subtraction etc.
- **const.py**: Implements global constants and flags used for synchronization and decision making.
- **config.xml**: Contains hardware specifications of processor.
- **config.py**: Parses config.xml to read hardware specifications of processor into simulator.

Limitations of Assignment

- 1. SIMD instructions are unimplemented.
- 2. Actual number of pipeline stages in ARM processor are more than five.
- 3. Instructions reordering and similar techniques are not used to reduce number of stalls.

Testcases

```
Integer Register File
1 start:
                                                                       Float Register File
     mov w1,#0xfffffff
                                   Register0: 0x0
     mov w30,#0xfffffff
                                                                       Register0: 0x0
                                   Register1: 0xfff
     umull x30,w1,w30
                                                                       Register1:
                                                                                      0xc0a80000
                                   Register2: 0x0
                                                                       Register2:
                                                                                      0×41200000
     mov w2,#0xfff
                                   Register3:
                                                0×0
                                                                       Register3:
                                                                                      0x80540000
     cls w3.w2
                                   Register4: 0x5a
                                                                       Register4:
                                                                                      0xc1740000
     sdiv w30,w1,w2
                                   Register5: 0x0
                                                                       Register5:
     ands x1,x1,#0xf0
                                   Register6:
                                                0×0
                                                                       Register6:
                                                                                      0 \times 0
     csneg w4,w1,w30,ne
                                   Register7:
                                                0 \times 0
                                                                       Register7:
                                                                                      0 \times 0
     fmov s1,#-5.25
                                   Register8: 0x0
 10
                                                                       Register8:
     fmov s2,#10.0
                                   Register9: 0x0
 11
                                                                       Register9:
                                                                                      0 \times 0
                                   Register10: 0x0
Register11: 0x1001001001000f
                                                                       Register10: 0x0
 12
     fmov v31.d[1], x2
                                                                       Register11:
     fadd d3,d1,d2
                                                                                        0 \times 0
 13
                                   Register12: 0x0
                                                                       Register12:
                                                                                        0 \times 0
 14
     fsub v3.4s, v1.4s, v2.4s
                                   Register13: 0x0
                                                                       Register13:
                                                                                        0 \times 0
     fmax d4,d3,d31
                                   Register14: 0x0
                                                                       Register14:
                                                                                        θχθ
     movk x15, #0xfff0, lsl #48
                                   Register15: 0x20
                                                                       Register15:
                                                                                        0 \times 0
     bics w0, w1, w2, lsl #3
                                                                       Register16:
                                   Register16: 0x0
     fsub d3,d3,d2
                                   Register17: 0x0
                                                                       Register17:
                                                                                        \Theta \times \Theta
 19
     movz x15, #32
                                   Register18: 0x0
                                                                       Register18:
                                                                                        0 \times 0
 20
     ror w25,w3,w3
                                   Register19: 0x0
                                                                       Register19:
                                                                                        0 \times 0
                                   Register20: 0x0
 21
     ccmn w25, w3, #6, eq
                                                                       Register20:
                                                                                        0 \times 0
                                   Register21:
                                                                       Register21:
 22
     cls x4,x3
                                   Register22: 0x0
                                                                       Register22:
                                                                                        \Theta \times \Theta
     mov x10,#0xffffffffffff33
 23
                                   Register23: 0x0
                                                                       Register23:
                                                                                        0 \times 0
     udiv x11,x10,x2 cset w10, eq
 24
                                   Register24: 0x0
                                                                       Register24:
 25
                                   Register25: 0x26000
                                                                       Register25:
                                                                                        \Theta \times \Theta
     csneg x1,x2,x3,ne
ldrh W3, [x30, #15]!
 26
                                   Register26: 0x0
                                                                       Register26:
                                                                                        0 \times 0
 27
                                   Register27: 0x0
                                                                       Register27:
                                                                                        0 \times 0
     stp w2, w3, [x4, #16]!
ldp w1, w2, [x4], #16
                                   Register28: 0x0
                                                                       Register28:
                                                                                        0 \times 0
                                   Register29:
                                                 0x0
                                                                       Register29:
     cinv x30,x25,eq
                                   Register30: 0x26000
                                                                       Register30:
                                                                                        \Theta \times \Theta
                                                                       Register31: 0xc0a80000
     fmin s31,s1,s31
                                   Register31: 0x0
```

Figure 1: Testcase-1 with output




Figure 2: Testcase-2 with output

Energy vs Voltage Graphs for Testcase-1




Figure 3: Testcase-1 Energy vs Voltage graphs

EDP vs Voltage Graphs for Testcase-1




Figure 4: Testcase-1 EDP vs Voltage graphs

Energy vs Voltage Graphs for Testcase-2




Figure 5: Testcase-2 Energy vs Voltage graphs

EDP vs Voltage Graphs for Testcase-2




Figure 6: Testcase-2 EDP vs Voltage graphs