# Lecture 9-10: Computer Network

Practical: Design of Physical Layer Components



## New 2020 Syllabus

#### Unit -I

Computer Network: Definitions, goals, components, Architecture, Classifications & Types.Layered Architecture: Protocol hierarchy, Design Issues, Interfaces and Services, ConnectionOriented & Connectionless Services, Service primitives, Design issues & its functionality. ISOOSI Reference Model: Principle, Model, Descriptions of various layers and its comparison with TCP/IP. Principals of physical layer: Media, Bandwidth, Data rate and Modulations

#### Unit-II

Data Link Layer: Need, Services Provided, Framing, Flow Control, Error control. Data Link Layer Protocol: Elementary & Sliding Window protocol: 1-bit, Go-Back-N, Selective Repeat, Hybrid ARQ. Protocol verification: Finite State Machine Models & Petri net models. ARP/RARP/GARP

#### Unit-III

MAC Sub layer: MAC Addressing, Binary Exponential Back-off (BEB) Algorithm, Distributed Random Access Schemes/Contention Schemes: for Data Services (ALOHA and Slotted-ALOHA), for Local-Area Networks (CSMA, CSMA/CD, CSMA/CA), CollisionFree Protocols: Basic Bit Map, BRAP, Binary Count Down, MLMA Limited Contention Protocols: Adaptive Tree Walk, Performance Measuring Metrics. IEEE Standards 802 series & their variant.

## New 2020 Syllabus

#### Unit-IV

Network Layer: Need, Services Provided, Design issues, Routing algorithms: Least CostRouting algorithm, Dijkstra's algorithm, Bellman-ford algorithm, Hierarchical Routing, Broadcast Routing, Multicast Routing. IP Addresses, Header format, Packet forwarding, Fragmentation and reassembly, ICMP, Comparative study of IPv4 & IPv6

#### Unit-V

Transport Layer: Design Issues, UDP: Header Format, Per-Segment Checksum, CarryingUnicast/Multicast Real-Time Traffic, TCP: Connection Management, Reliability of DataTransfers, TCP Flow Control, TCP Congestion Control, TCP Header Format, TCP TimerManagement. Application Layer: WWW and HTTP, FTP, SSH, Email (SMTP, MIME, IMAP), DNS, Network Management (SNMP).

#### **About Course Instructor**

- PhD from Gran Sasso Science Institute, Italy
- PhD Supervisor Prof Paolo Prinetto from Politecnico Di Torino, World Rank 13 in Electrical Engineering
- MTech from Indian Institute of Information Technology, Gwalior
- Scopus Profile: <a href="https://www.scopus.com/authid/detail.uri?authorId=57203239026">https://www.scopus.com/authid/detail.uri?authorId=57203239026</a>
- Google Scholar: <a href="https://scholar.google.com/citations?user=UZ\_8yAMAAAAJ&hl=hi">https://scholar.google.com/citations?user=UZ\_8yAMAAAAJ&hl=hi</a>
- Contact: <a href="mailto:gyancity@gyancity.com">gyancity@gyancity.com</a>, +91-7428640820 (For help in this Subject @ BIAS and Guidance for future MS from Europe and USA after BIAS)



#### **About Course Outline**

- UNIT 1: Lecture No 1-4
- UNIT 2: Lecture No 5-8
- Practical of UNIT 1 and 2: Lecture 9-10 on Vivado ISE
- UNIT 3: Lecture No 11-14
- UNIT 4: Lecture No 15-20
- Practical of UNIT 3 and 4: Lecture 21-22 on Packet Tracer
- UNIT 5: Lecture No 23-27
- Lecture No 28-35 to Discuss University Question Paper of Previous Years, or Gate Question of Previous Years or Presentation of Research Papers
- Out of 35 Lectures: Some will delivered by Professor From Foreign University

#### **LECTURE 9-10: OUTLINE**

- Practical: Physical Layer Component Design
  - Packet Counter
  - UART: Universal Asynchronous Receiver and Transmitter
  - FIR Low Pass Filter
  - Key Generator: Fibonacci Generator
  - Parity Generator,
  - CRC Module



#### Vivado

#### Download Link:

https://www.xilinx.com/member/forms/download/xef-vivado.html?filename=Xilinx\_Vivado\_SDK\_Web\_2018.1\_0405\_1\_Win64.ex

Vivado 2018.1 Installer - Select Edition to Install × Select Edition to Install Select an edition to continue installation. You will be able to customize the content in the next page. Select Vivado HL WebPACK Vivado HL WebPACK is the no cost, device limited version of Vivado HL Design Edition. Users can optionally add Model Composer and System Generator for DSP to this installation. Vivado HL Vivado HL Design Edition WebPACK Vivado HL Design Edition includes the full complement of Vivado Design Suite tools for design, including C-based design with Vivado High-Level Synthesis, implementation, verification and device programming. Complete device support, cable drivers and Documentation Navigator are included. Users can optionally add Model Composer to this installation. Vivado HL System Edition Vivado HL System Edition is a superset of Vivado HL Design Edition with the addition of System Generator for DSP. Complete device support, cable drivers and Documentation Navigator are included. Users can optionally add Model Composer to this installation. Documentation Navigator (Standalone) Xilinx Documentation Navigator (DocNav) provides access to Xilinx technical documentation both on the Web and on the Desktop. This is a standalone installation without Vivado Design Suite. Copyright @ 1986-2020 Xilinx, Inc. All rights reserved. < Back Cancel

## Verilog Code of Packet Counter module packetcounter(packetin,

```
module packetcounter(packetin, clock, count, packetout); input [31:0] packetin; input clock; output [5:0] count; output [31:0] packetout; reg [5:0] count; reg [31:0] packetout;
```

```
always@(posedge clock)
begin
count<=count+1;
packetout<=packetin;
end
endmodule
```



```
Verilog
Code of
UART
```

```
module uart (reset,
txclk,ld tx data,tx data,tx enable,tx out,tx empty,rxclk,uld rx d
ata,rx data,rx enable,rx in,rx empty);
// Port declarations
input
        reset
input txclk
input Id tx data
input [7:0] tx data
input tx enable
output tx out
output tx empty
input rxclk
input uld rx data ;
output [7:0] rx data
        rx enable ;
input
input
        rx in
output rx empty
```

```
Verilog
Code of
UART
```

```
reg [7:0] tx_reg
      tx empty
reg
        tx_over_run
reg
reg [3:0] tx cnt
        tx_out
reg
reg [7:0] rx_reg
reg [7:0] rx data
reg [3:0] rx sample cnt;
reg [3:0] rx cnt ;
        rx frame err ;
reg
        rx over run ;
reg
        rx_empty
reg
        rx d1
reg
        rx_d2
reg
        rx busy
reg
```

// Internal Variables



```
Verilog Code // UART RX Logic
                 always @ (posedge rxclk or posedge reset)
of UART
                 if (reset) begin
                  rx_reg <= 0;
                  rx data <= 0;
                  rx sample cnt <= 0;
                  rx cnt <= 0;
                  rx frame err <= 0;
                  rx over run <= 0;
                  rx empty <= 1;
                  rx_d1 <= 1;
                  rx d2 <= 1;
```

rx\_busy <= 0;

// Synchronize the asynch signal

end else begin

 $rx d1 \le rx in;$ 

 $rx d2 \leq rx d1$ ;

```
BIAS BIAS
```

```
of UART
```

```
Verilog Code // Uload the rx data
                     if (uld rx data) begin
                      rx data <= rx reg;
                      rx empty <= 1;
                     end
                    // Receive data only when rx is enabled
                     if (rx enable) begin
                      // Check if just received start of frame
                      if (!rx busy && !rx d2) begin
                       rx busy <= 1;
                       rx sample cnt <= 1;
                       rx cnt <= 0;
                      end
                      // Start of frame detected, Proceed with rest of data
                      if (rx busy) begin
                       rx sample cnt <= rx sample cnt + 1;
                       // Logic to sample at middle of data
                        if (rx sample cnt == 7) begin
```



```
Code of UART
                        end else begin
                         rx cnt \le rx cnt + 1;
                         // Start storing the rx data
                         if (rx_cnt > 0 && rx_cnt < 9) begin
                          rx_reg[rx_cnt - 1] \le rx d2;
                         end
                         if (rx_cnt == 9) begin
                           rx busy <= 0;
                           // Check if End of frame received correctly
                           if (rx d2 == 0) begin
                            rx frame err <= 1;
                           end else begin
                            rx empty <= 0;
                            rx frame err <= 0;
                            // Check if last rx data was not unloaded,
                            rx over run \leq (rx empty)?0:1;
```

if ((rx d2 == 1) && (rx cnt == 0)) begin

rx busy <= 0;

Verilog

```
Verilog Code of
                         end
UART
                       end
                      end
                     end
                   end
                  end
                  if (!rx_enable) begin
                   rx_busy <= 0;
                  end
```

end



```
Verilog
              // UART TX Logic
                   always @ (posedge txclk or posedge reset)
Code of
                   if (reset) begin
UART
                    tx reg <= 0;
                    tx empty <= 1;
                    tx over run <= 0;
                    tx out <= 1;
                    tx cnt <= 0;
                   end else begin
                     if (ld tx data) begin
                      if (!tx empty) begin
                       tx over run <= 0;
                      end else begin
                       tx_reg <= tx data;</pre>
                       tx empty \le 0;
                      end
                     end
```



```
Verilog
                  if (tx enable && !tx empty) begin
                       tx cnt \le tx cnt + 1;
Code of
                       if (tx cnt == 0) begin
UART
                        end
                        end
                       if (tx cnt == 9) begin
                        end
                      end
                      if (!tx enable) begin
                       tx cnt \le 0;
                      end
                     end
                endmodule
```

 $tx out \le 0$ ;

tx out <= 1;

 $tx cnt \le 0$ ;

 $tx empty \le 1$ ;

if (tx cnt > 0 && tx cnt < 9) begin tx out <= tx reg[tx cnt -1];

#### Verilog Code of FIR Low Pass Filter

```
module FIR Gaussain Lowpass(Data out, Data in, clock, reset);
parameter order=8;
parameter word size in=8;
parameter word size out=2*word size in+2;
parameter b0=8'd7;
parameter b1=8'd17;
parameter b2=8'd32;
parameter b3=8'd46;
parameter b4=8'd52;
parameter b5=8'd46;
parameter b6=8'd32;
parameter b7=8'd17;
parameter b8=8'd7;
```



#### Verilog Code of FIR Low Pass Filter

```
output [word size out-1:0] Data out;
input [word size_in-1:0] Data_in;
input clock, reset;
reg [word size in-1:0] Samples[1:order];
integer k;
assign Data out=b0*Data in
+ b1*Samples[1]
+ b2*Samples[2]
+ b3*Samples[3]
+ b4*Samples[4]
+ b5*Samples[5]
+ b6*Samples[6]
+ b7*Samples[7]
+ b8*Samples[8];
```



#### Verilog Code of FIR Low Pass Filter

```
always @(posedge clock)
if(reset==1)
begin
for(k=1; k < = order; k=k+1)
Samples[k]<=0;
end
else
begin
Samples[1]<=Data in;
for(k=2; k < = order; k=k+1)
Samples[k]<=Samples[k-1];
end
```



endmodule

```
module FibGen(clk, rst, enb, out);
input clk, rst, enb;
output [16:0] out;
reg [16:0] out;
 // states
 parameter S0 = 3'h000;
 parameter S1 = 3'b001;
 parameter S2 = 3'b010;
 parameter S3 = 3'b011;
 parameter S4 = 3'b100:
 // used to initialize registers
 parameter Zero 16 = 16'b0000000000000000;
  parameter One 16 = 16'b000000000000001;
```



```
reg [16:0] reg 0 = Zero 16;
reg [16:0] reg 1 = One 16;
reg [16:0] fib = Zero 16;
req [2:0] State:
always @ (posedge rst or posedge clk)
begin
 if(rst == 1)
 begin
   reg 0 <= Zero 16;
   reg 1 <= One 16;
   fib <= Zero 16;
   State <= S0:
   out <= Zero 16;
  end
  else
```



```
begin
case(State)
 S0:
            begin
   // determine next state
   if(enb == 1)
     State <= $1:
   else
     State <= $0;
   // assign output value
   out \leq reg 0;
   fib \leq reg 0;
 end
 S1:
             begin
```



```
// determine next state
    if(enb == 1)
      State <= $2;
    else
      State <= $1;
// assign output value
    out <= reg 1;
    fib \leq reg 1;
  end
  S2:
             begin
    // determine next state
    if(enb == 1)
      State <= S2;
    else
```



```
State <= S3:
         // update values and assign output value
         out \leq reg 0 + reg 1;
         fib \leq reg_0 + reg_1;
         reg 0 \leq reg 1;
         reg 1 \le reg 0 + reg 1;
       end
       S3:
                       begin
         // determine next state
         if( enb == 1 )
           State <= S2:
         else
           State <= $3;
        // assign output value
         out <= fib:
       end
                 endcase
   end
 end
endmodule
```



#### Publication In Green Communication: Suggested Reading

- Singh, Sunny, et al. "Thermal aware low power universal asynchronous receiver transmitter design on FPGA." 2014 International Conference on Computational Intelligence and Communication Networks. IEEE, 2014.
- **Kumar, Keshav,** et al. "Effect of Different Nano Meter Technology Based FPGA on Energy Efficient **UART** Design." *2018 8th International Conference on Communication Systems and Network Technologies (CSNT)*. IEEE, 2018.
- Singh, P. R., et al. "Output load capacitance based low power implementation of **UART** on FPGA." *2014 International Conference on Computer Communication and Informatics*. IEEE, 2014.
- Sandhu, Amanpreet, et al. "Thermally aware LVCMOS based low power universal asynchronous receiver transmitter design on FPGA." Indian Journal of Science and Technology 8.20 (2015): 1-4.

- Sharma, Rashmi, et al. "Input-Output Standard-Based Energy Efficient UART Design on 90ánm FPGA." System and Architecture. Springer, Singapore, 2018. 139-150.
- Sharma, Rashmi, et al. "Voltage Scaling Based Wireless LAN Specific UART Design Based on 90nm FPGA." International Journal of Smart Home 10.3 (2016): 131-138.
- Kumar, Tanesh, B. Pandey, and Teerath Das. "Voltage scaling based energy efficient FIR filter design on FPGA." International Journal of Current Engineering and Technology. Special Issue-3(2014): 200-204.
- Keshav Kumar, Bishwajeet Pandey, D M Akbar Hussain, "Effect of Frequency on Energy Efficient Transceiver Design", Gyancity Journal of Engineering and Technology, Vol.5, No.2, pp. 14-18, July 2019 ISSN: 2456-0065

http://gjet.gyancity.com/Vol5No2/GJET\_Vol5No2\_July2019\_002.pdf

- Pandey, Bishwajeet, et al. "Scaling of output load in energy efficient FIR filter for green communication on ultra-scale FPGA." Wireless Personal Communications 106.4 (2019): 1813-1826.
- Kumar, Abhishek, et al. "Low Voltage Complementary Metal Oxide Semiconductor Based Energy Efficient UART Design on Spartan-6 FPGA." 2019 11th International Conference on Computational Intelligence and Communication Networks (CICN). IEEE, 2019.
- Kumar, Keshav, et al. "Low Power UART Design Using Different Nanometer Technology Based FPGA." 2018 8th International Conference on Communication Systems and Network Technologies (CSNT). IEEE, 2018.
- Gupta, Isha, et al. "28nm FPGA based Power Optimized UART Design using HSTL I/O Standards." Indian Journal of Science and Technology 8.17 (2015): 1-6.

- Kumar, Abhishek, et al. "Frequency Scaling and High Speed Transceiver Logic Based Low Power UART design on 45nm FPGA." 2019 11th International Conference on Computational Intelligence and Communication Networks (CICN). IEEE, 2019.
- Pandey, Bishwajeet, et al. "Performance evaluation of FIR filter after implementation on different FPGA and SOC and its utilization in communication and network." Wireless Personal Communications 95.2 (2017): 375-389.
- Pandey, Bishwajeet, et al. "Thermal mechanics based energy efficient FIR filter for digital signal processing." Applied Mechanics and Materials. Vol. 612. Trans Tech Publications Ltd, 2014.



- Kumar, Tanesh, et al. "Mobile DDR IO standard based high performance energy efficient portable ALU design on FPGA." *Wireless Personal Communications* 76.3 (2014): 569-578.
- Musavi, Sayed Hyder Abbas, et al. "IoTs enable active contour modeling based energy efficient and thermal aware object tracking on FPGA." Wireless Personal Communications 85.2 (2015): 529-543.
- Shivani Sharma, "Energy Efficient Sustainable **Communication System** Design for Space Craft Operating in the Coldest Places of Solar System", Gyancity Journal of Engineering and Technology Vol.1 No.1 January 2015 ISSN: 2456-0065 <a href="http://gjet.gyancity.com/Vol1No1/5.pdf">http://gjet.gyancity.com/Vol1No1/5.pdf</a>
- Vandana Thind, Shivani Sharma, M H Minwer, D M Akbar Hussain, "Junction Temperature Aware Energy Efficient Router Design on FPGA", Gyancity Journal of Engineering and Technology, Vol.1, No.1, January 2015 48 ISSN: 2456-0065
   <a href="http://gjet.gyancity.com/Vol1No1/6.pdf">http://gjet.gyancity.com/Vol1No1/6.pdf</a>



- Vandana Thind, DM Akbar Hussain, "FPGA Based Low Power Router Design Using High Speed Transeceiver Logic IO Standard", Gyancity Journal of Engineering and Technology, Vol.1, No.2, July 2015 24 ISSN: 2456-0065 <a href="http://giet.gyancity.com/Vol1No2/5.pdf">http://giet.gyancity.com/Vol1No2/5.pdf</a>
- Tarun Singhal, Abhishek Shrivastava, Palash Jain, Rahul, Gaurav Verma, "Smart Communication Network design with application of Energy Efficient Digital Clock for Monitoring of Time -To-Live", Gyancity Journal of Engineering and Technology, Vol.3, No.1, pp. 23-28, January 2017 ISSN: 2456-0065 DOI: 10.21058/gjet.2017.31004 <a href="http://gjet.gyancity.com/Vol3No1/4.pdf">http://gjet.gyancity.com/Vol3No1/4.pdf</a>
- **Keshav Kumar,** Bishwajeet Pandey, D M Akbar Hussain, "Power Efficient **UART** Design Using Capacitive Load on Different Nanometer Technology FPGA", Gyancity Journal of Engineering and Technology, Vol.5, No.2, pp. 1-13, July 2019 ISSN: 2456-0065 DOI: 10.21058/gjet.2019.52001

http://gjet.gyancity.com/Vol5No2/GJET\_Vol5No2\_July2019\_001.pdf

Keshav Kumar, Bishwajeet Pandey, Jason Levy, Sri Chusri Haryanti, D M Akbar Hussain,
 "Design of Voltage Scaling Based Power-Efficient UART and its Implementation on 7-Series FPGA", Gyancity Journal of Engineering and Technology, Vol.6, No.1, pp. 1-8, January 2020 ISSN: 2456-0065 <a href="http://giet.gyancity.com/Vol6No1/GJETVol6No1002.pdf">http://giet.gyancity.com/Vol6No1/GJETVol6No1002.pdf</a>



## Assignment

Total Marks: 15 Marks Deadline of Submission: 15th September 2020

Q.1 Write a verilog code of any of the following circuits: (5 Marks)

- FIR Low Pass Filter
- Key Generator: Fibonacci Generator
- UART Circuit
- Q.2 Compile Verilog code of physical layer component (Q.1) in Vivado and generate its Schematic. (2 Marks)
- Q.3 Make a group of three students, read many research paper in computer network and make a presentation of 15 minutes on one research paper, present in group of three (5 minutes for every group member). (8 Marks)

OR

Q.3 Make Physical Layer component in Q.1 more Energy Efficient than the existing one. Finally write a research paper on that, and present it. (8 Marks)

