

AMPLIFIER:
SINGLE STAGE & DIFFERENTIAL

INDEX

1. **THEORY & SPECIFICATIONS**
2. **COMMON SOURCE AMP WITH RESISTIVE LOAD**
 - SETUP & SIMULATION
 - OBSERVATION
3. **COMMON SOURCE AMP WITH DIODE CONNECTED LOAD**
 - SETUP & SIMULATION
 - OBSERVATION
4. **DIFFERENTIAL AMPLIFIER (5-TRANSISTOR)**
 - SETUP & SIMULATION
 - OBSERVATION

AMPLIFIER: THEORY & SPECS

1. Common Source Amplifier with Resistive load:

A **common source (CS) amplifier** with a resistive load is a basic configuration in analog design used for voltage amplification. It consists of a Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) operating in the saturation region, with a resistor connected to its drain terminal as the load. The gate of the MOSFET is the input terminal, and the amplified output voltage is obtained from the drain terminal.

Key Characteristics:

- **Voltage Gain:** The small-signal voltage gain of a CS amplifier is given by: $A_v = -g_m R_D$ where, g_m is the trans-conductance of the MOSFET, and R_D is the drain resistor.
- **Input Impedance:** High, as the gate is insulated.
- **Output Impedance:** Approximately equal to R_D , which may limit driving capabilities.
- **Applications:** Used in low-frequency amplification stages, active filters, and analog signal processing.

Design Considerations:

- The MOSFET must operate in the saturation region for proper amplification.
- The biasing network ensures a stable operating point.
- R_D should be selected to balance gain and output swing.

2. Common Source Amplifier with Diode Connected load:

A **common source (CS) amplifier with a diode-connected load** uses a MOSFET configured as a diode (gate and drain shorted) instead of a resistive load. This configuration is widely used in integrated circuits due to its compactness, better matching, and temperature stability compared to a resistive load.

Key Characteristics:

- **Voltage Gain:** The voltage gain is given by: $A_v = -g_{m1}/g_{m2}$

where g_{m1} is the trans-conductance of the amplifying MOSFET, and g_{m2} is the trans-conductance of the MOSFET used as a diode-connected load.

The trans-conductance ratio ensures that the gain is independent of variations in the absolute values of process parameters and temperature. This is because both g_{m1} and g_{m2} are similarly affected by temperature, resulting in a ratio that remains stable.

- **Temperature Stability:** Unlike a resistive load, whose resistance can vary significantly with temperature, a diode-connected load relies on MOSFET parameters that scale together with temperature. This makes the gain less sensitive to temperature fluctuations.
- **Input Impedance:** High, due to the gate's insulation.
- **Output Impedance:** Determined by the small-signal output resistance of the diode-connected MOSFET.

Advantages:

- **Temperature Independence:** The gain stability with respect to temperature variations is a critical advantage in applications requiring precision.
- **Compact Design:** Eliminates the need for large resistors, making it highly suitable for integrated circuits.
- **Linearity:** The diode-connected load offers improved linearity compared to resistive loads.

Applications:

- Used in CMOS analog integrated circuits where precise and temperature-independent gain is essential, such as in amplifiers, active filters, and signal conditioning circuits.

Design Considerations:

- Ensure that both the amplifying transistor and the diode-connected transistor operate in the saturation region for proper gain.
- Transistor matching is critical for achieving the desired gain and minimizing offsets.

3. Differential Amplifier (5-Transistor):

A **differential amplifier** is a fundamental building block in analog design. The configuration with 5 transistors typically consists of:

1. Two input transistors forming the differential pair.
2. A current mirror for biasing the differential pair.
3. A tail current source for biasing.

Operation:

- The differential amplifier amplifies the difference between two input signals while rejecting common-mode signals.
- The output is taken either as a single-ended signal or as a differential signal.

Key Characteristics:

- **Differential Gain:** The voltage gain is given by: $A_{v_{diff}} = g_m \cdot R_{out}$ where g_m is the transconductance of the input transistors, and R_{out} is the effective output resistance.
- **Common-Mode Rejection Ratio (CMRR):** A measure of the ability to suppress common-mode signals.

- **Input Impedance:** High, due to the MOSFET gates.
- **Output Impedance:** Determined by the load and output stage configuration.

Applications:

- Widely used in operational amplifiers, comparators, and as input stages in various analog circuits.

Advantages:

- High gain and excellent noise rejection.
- Symmetry improves common-mode rejection.


Design Considerations:

1. **Matching of Transistors:** For accurate differential operation, the input transistors should be well-matched in terms of threshold voltage and trans-conductance.
2. **Biasing Stability:** The tail current source ensures a constant current supply, improving linearity.
3. **Load Selection:** The load can be resistive, diode-connected, or an active load for enhanced performance.


SIMULATION, SETUP & RESULTS

1. Common Source Amplifier with Resistive load:

Schematic:



Schematic with DC operating point:




Simulation (Calculating Rout): $R_{out} = (R_o \parallel r_o) \sim R_o$, where R_o is the drain resistance and r_o is the output resistance of MOSFET.

AC Response

Name

Fri Nov 22 14:19:11 2024 2

■ IMOD
■ I[("IMOD"/result "ac")]



Voltage Gain & Phase: $A_v = g_m * R_D$ and $\phi = 180^\circ$


V/Vout; ac deg(V)

Name

Fri Nov 22 14:21:38 2024 1 AC Response

Fri Nov 22 14:21:38 2024 2


■ V/Vout; ac deg(V)



Name

■ Vout

Vis




PVT Corner analysis (Gain):

Gain in mag

Name	V1...ner modelFiles...erature
Gain in mag	
Gain in mag	4.6282V CO_0 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.tn.res.scs.tn -45.0
Gain in mag	3.8148V CO_1 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.tn.res.scs.tn 27.0
Gain in mag	3.11798V CO_2 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.tn.res.scs.tn 125.0
Gain in mag	5.55186V CO_3 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn -45.0
Gain in mag	4.41272V CO_4 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn 27.0
Gain in mag	3.49514V CO_5 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn 125.0
Gain in mag	3.69749V CO_6 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn -45.0
Gain in mag	3.21516V CO_7 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn 27.0
Gain in mag	2.73726V CO_8 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn 125.0
Gain in mag	3.8148V nom config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.tn.res.scs.tn 27.0

Fri Nov 22 14:29:54 2024 1




PVT Corner analysis (Gain in dB):

Gain in db

Name	V1...ner modelFiles...erature
Gain in db	
Gain in db	13.30824dB CO_0 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.tn.res.scs.tn -45.0
Gain in db	11.62943dB CO_1 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.tn.res.scs.tn 27.0
Gain in db	9.87745dB CO_2 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.tn.res.scs.tn 125.0
Gain in db	14.88877dB CO_3 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn -45.0
Gain in db	12.89413dB CO_4 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn 27.0
Gain in db	10.86928dB CO_5 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn 125.0
Gain in db	11.35815dB CO_6 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn -45.0
Gain in db	10.14405dB CO_7 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn 27.0
Gain in db	8.74631dB CO_8 config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.wp.res.scs.tn 125.0
Gain in db	11.62943dB nom config.scs.default.param.scs.3s.bip.scs.tn.cap.scs.tn.dio.scs.tn.mos.scs.tn.res.scs.tn 27.0

Fri Nov 22 14:29:54 2024 2



Observations:


R_{out}	0.52 k Ω
Gain	3.81
Phase (\emptyset)	180 $^{\circ}$

During **Process, Voltage, and Temperature (PVT) corner analysis** of a common source amplifier with a resistive load, the amplifier's gain was observed to vary significantly across different conditions.


- **Highest Gain (14.8 dB):** Occurs in the **Worst Power (wp)** condition at **-45 $^{\circ}$ C**. This is due to the increased mobility of charge carriers and reduced thermal noise at lower temperatures, resulting in higher trans-conductance (g_m) of the MOSFET. The higher g_m , coupled with the unchanged load resistance (R_D), maximizes the gain ($A_v = -g_m \cdot R_D$).
- **Lowest Gain (8.8 dB):** Occurs in the **Worst Speed (ws)** condition at **125 $^{\circ}$ C**. At high temperatures, mobility decreases due to increased lattice scattering, reducing g_m . The reduction in trans-conductance, combined with potential variations in R_D due to temperature, results in a significant drop in gain.

2. Common Source Amplifier with Diode Connected load:


Schematic:




Schematic with DC Operating point:




Simulation (Calculating Rout): $R_{out} = (r_o \parallel 1/g_{m1}) \sim 1/g_{m1}$ where, g_{m1} is the trans-conductance of transistor M1




Voltage Gain & Phase: $A_v = g_{mo}/g_{m1}$ and $\varnothing = 180^\circ$



PVT Corner Analysis (Gain):




PVT Corner Analysis (Gain in dB):




Observations:

R _{out}	0.25 kΩ
Gain	1.45
Phase (∅)	180°


- During the PVT corner analysis of the common source amplifier with a diode-connected load, the gain trends mirrored those observed with the resistive load: **highest gain (3.43 dB) in Worst Power (WP) at -45°C** and **lowest gain (3.1 dB) in Worst Speed (WS) at 125°C**.
- However, the variation in gain with temperature and process was significantly smaller, due to the inherent stability provided by the diode-connected load's dependence on matched MOSFET parameters, ensuring more consistent performance across corners.



Simulation (Calculating Rout): $R_{out} = r_{o1} \parallel r_{o3}$ where r_{o1} and r_{o3} are the drain to source resistances of transistors M1 and M3.



Voltage gain (In V/V and dB): $A_v = g_{m2} * (r_{o1} \parallel r_{o3})$; $A_{v(dB)} = 20 * \log(A_v)$




PVT Corner Analysis (Gain in mag):

Fri Nov 22 14:59:09 2024 1

Gain_mag

Name	VI...ner modelFiles...ature
Gain_mag	
Gain_mag	219.461V CO_0 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm -45.0
Gain_mag	180.536V CO_1 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 27.0
Gain_mag	151.488V CO_2 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 125.0
Gain_mag	222.856V CO_3 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm -45.0
Gain_mag	184.552V CO_4 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 27.0
Gain_mag	156.237V CO_5 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 125.0
Gain_mag	214.29V CO_6 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm -45.0
Gain_mag	174.618V CO_7 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 27.0
Gain_mag	144.196V CO_8 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 125.0
Gain_mag	180.536V nom config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 27.0




PVT Corner Analysis (Gain in dB):

Fri Nov 22 14:59:09 2024 1

Gain_dB

Name	VI...ner modelFiles...ature
Gain_dB	
Gain_dB	46.8271dB CO_0 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm -45.0
Gain_dB	45.1313dB CO_1 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 27.0
Gain_dB	43.6078dB CO_2 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 125.0
Gain_dB	46.9605dB CO_3 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm -45.0
Gain_dB	43.3224dB CO_4 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 27.0
Gain_dB	43.8757dB CO_5 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 125.0
Gain_dB	46.62dB CO_6 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm -45.0
Gain_dB	44.8418dB CO_7 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 27.0
Gain_dB	43.1791dB CO_8 config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 125.0
Gain_dB	45.1313dB nom config.scs.default.param.scs.3s.bip.scs.tm.cap.scs.tm.dio.scs.tm.mos.scs.tm.res.scs.tm 27.0



Observations:

R _{out}	19.5 k Ω
Gain	180 V/V
Gain in dB	45 dB

The gain of the differential amplifier was observed to be **highest (47 dB)** in the **Worst Power (WP)** condition at **-45°C**, and **lowest (43.2 dB)** in the **Worst Speed (WS)** condition at **125°C**. This variation reflects the dependence of gain on temperature and process, with better performance at lower temperatures and slower process corners.