

# ECEN 704 VLSI Circuit Design Project

Harshit Gupta, UIN: 735006036

**Abstract** — A 2-stage Fully Differential Miller compensated OPAMP was designed with the first stage being telescopic in nature for providing more gain and second stage being simple common source stage for providing the adequate output swing. A nulling resistor implemented using MOS transistor in triode region was used to improve the phase margin by making the RHP zero go to LHP and being placed closer to the non-dominant pole. Two CMFB circuits were implemented for setting the 1<sup>st</sup> stage and 2<sup>nd</sup> stage output common mode level. Reference for 1<sup>st</sup> stage common mode was generated internally. Only pads, transistors and capacitors were used in order to realize this.

## I. INTRODUCTION

This project required building a Fully Differential OPAMP with CMFB circuits. The key specs required are tabulated below.

Technology	IBM 180nm CMOS	
Chip area (including pads)	1mm×1mm	
Supply voltage	1.8V	
Common-mode level ( $V_{CM}$ )	0.9V	
Power dissipation	$\leq 3mW$	Open-loop
DC gain	$\geq 60 dB$	Open-loop
GBW	$\geq 120 MHz$	Open-loop
Slew rate	$\geq 75V/\mu s$	Open-loop
Input-referred noise (1Hz-100MHz)	$\leq 50\mu V_{rms}$	Open-loop
IM3 (1V <sub>pp</sub> @1MHz)	$\leq -60 dB$	Closed-loop
Differential phase margin	$\geq 60^\circ$	Closed-loop
CMFB phase margin	$\geq 60^\circ$	Closed-loop

## II. DESIGN PROCEDURE

### A. Circuit Topology

Potential Topologies for realizing this OPAMP included Folded Cascode Fully Differential OPAMP, 2-Stage Miller Compensated OPAMP, Current Mirror OPAMP. Folded Cascode Fully Differential OPAMP would have slightly better output swing but meeting the gain SPEC was a challenge in this topology, requiring the devices to have larger length which would increase the parasitics capacitances at the internal nodes causing potential instability. Adding a second stage to the OPAMP also requires a miller cap which gives rise to RHP zero which needs to be taken care of by an appropriate compensation scheme. Since output gain is nearly around 10 so swing requirements reduces greatly at the first stage which allows the use of Telescopic 1<sup>st</sup> Stage.

Another advantage of using Telescopic 1<sup>st</sup> Stage and 2<sup>nd</sup> Common Source is that their node impedances are already way far from each other which requires the use of a very small miller cap as compared to not employing cascodes in the first stage.

Main Blocks Planned: Biasing Circuitry, OPAMP CORE (Telescopic + Common Source) + CMFB Circuitry (2 CMFB circuits, one for each stage).

### B. Design Calculations

**Tradeoffs:** If design is done towards obtaining higher gain by keeping larger input pair hence larger  $gm_{1st}$  this will require to have larger  $gm$  for the second stage as well which will increase parasitic caps on the output node (if  $gm$  is increased by increasing the device sizes and keeping the power dissipation fixed) hence increase the effective Cload which will require to have larger miller cap hence trading gain with area, power dissipation, stability.

**Calculations:**

Cload : 2.5pf, Cc was chosen as  $0.1 \cdot Cload$  (around 0.274pF) initially (save area) and further steps were done based on that.

Itail (1<sup>st</sup> stage): 50uA chosen in order to satisfy the slew requirement.

I<sub>2nd</sub> Stage: 36\*12.5uA, this is chosen so high that 2<sup>nd</sup> stage W/L's can be relaxed since pmos upCox is 4 times lesser than the unCox.

$Adc = A_{firstStage} \cdot A_{2ndStage} = (gm_n \cdot (gm_n \cdot cas \cdot rdsn \cdot rdsn \parallel gmp \cdot cas \cdot rdsp \cdot rdsp)) \cdot (gmp \cdot (rdsp \parallel rdsn))$

It was observed that gain requirement was very easily fulfilled just with the first stage gain by using longer length devices which gives more rdsn and rdsp respectively.

Pole Locations:  $1/(A_{2ndStage} \cdot Cc \cdot Z_{1stStage})$ ,  $gmp_{2ndStage}/Cload$  and zero that is introduced through the resistor was placed close to non-dominant pole.

Zero Location:  $1/\{Cc \cdot (1/gmp_{2ndStage} - Rz)\}$ , to place the zero close to non-dominant pole Rz was chosen as  $(1/gmp_{2ndStage}) \cdot (Cload/Cc + 1)$

Input pair  $gm_n$  was chosen to meet the GBW requirement as  $GBW > 120 MHz$  which means  $gm_n > 2 \cdot \pi \cdot 120MHz \cdot Cc$ .

To meet the noise requirements, input pair  $gm_n$  was tried to be maximized and the  $gmp$  (first stage pmos mirror) was tried to reduce by keeping them as small as possible (larger Veff). Second stage and cascodes of the first stage don't contribute much to noise.

$gm_n(input\ pair) = 615.3uS$  ( $W/L = 8 \cdot (4u/0.27u)$ ),  $rdsn$  around  $70K\Omega \Rightarrow A_{1stStage} > 60dB$

GBW is around  $gm_n/Cc$  which is way higher than 120MHz so second pole was chosen lesser than GBW as compensation was being provided using Rz as well


$gmp_{2ndStage}$  (PMOS) = 2.2mS, non-dominant pole is around  $gmp/Cload$  which is around 140MHz (it was lesser than this frequency due to extra parasitics capacitances coming on the Vout node due to pad and output stage mosfets), resistor was placed such that the zero frequency is around this frequency.

$R_z = 1/(g_{mp\_2ndStage}) * (C_{load}/C_c + 1) = 5K\Omega$  ( $R_z$  was realized using pmos in linear region)

CMFB circuits are used to control the bottom current sources of both stages of OPAMP core for setting the common mode level. The outer CMFB loop consists of two high impedance nodes due to which 500fF was used as pole splitting cap over there.


### III. SCHEMATICS AND SIMULATION RESULTS



#### A. Design Schematics and Descriptions: Full Schematics View and Zoomed in OPAMP core



#### B. Simulation Results: Open loop (DC,AC,Noise,Power dissipation), closed loop(stability,PSS), transient simulations (CMFB stability).

Testbench Details: Purpose of the testbenches is marked in the images below







(72-degree Phase Margin, 77.106dB gain, 133MHz GBW)

Power Dissipation:  $1.494\text{m} \times 1.8 = 2.68\text{mW}$


5	DC Gain	77.11
6	$\text{pow}(\text{int}(\text{getData}(\text{"in"} \text{ ?result "noise"})**2) \text{ 1 100000000 " } \text{?} \text{ 0.5})$	81.67u

Noise 81.67 uVrms



CMFB Step response (83-degree Phase Margin ,2mV step)


Slew Rate Plot (440mV/s)  $\{d(V_p - V_n)/dt\}$




#### IV. CHIP LAYOUT



Chip Dimension : 0.4mm \* 0.83 mm




NMOS Section




PMOS section Layout


### C. DRC and LVS Reports




### D. Post Layout Results



Gain: 76.5001dB, Phase Margin: 62.86 degrees



CMFB response nearly like schematics response (Phase Margin ~ 80 degrees but gain has surely reduced becoz of more error)



#### v. CONCLUSION

	Schematic Results	Post Layout Results
Area		0.4mm * 0.83mm
Gain	77dB	76 dB
Differential Phase Margin	72 degrees	62 degrees
CMFB Phase Margin	83 degrees	< 83 degrees (>60 degrees)
GBW	133 MHz	103 MHz
Slew Rate	440MV/s	283MV/s
Input Referred Noise	81.67 uVrms	110.9 uVrms
Common Mode Level	0.9 Volts	0.905 Volts
Power Dissipation	2.68 mW	4.60 mW

A few observations that can be made after viewing the post layout results include the reduction of phase margin frequency and phase margin as well, increase the input referred noise. It can be concluded that post layout capacitances seem to increase at all the nodes which decreases the dominant pole frequency and hence phase margin frequency, also the zero location which was set according to hand calculations is also not accurate which leads to reduction in the phase margin in the post layout simulations as exact pole-zero cancellation is hardly possible.

