

5th May 2026

10-bit 50MS/s SAR-ADC

HARSHIT GUPTA

UIN: 735006036



TEXAS A&M UNIVERSITY

College Name
Goes Here

Contents




- **System Architecture**
- **Block-Level Designs (Switch, Comparator, CDAC, Digital-logic)**
- **Testbench and Sim Results**
- **Two-Channel TI-ADC (71 MS/s) & Sim Results**



SYSTEM ARCHITECTURE



- Monotonic Switching (helps in saving power)
- Asynchronous SAR Logic (only one clock is required)
- Split C-DAC (Helps to reduce the acquisition time without impacting the SNDR) as this scheme reduces the effective cap experienced by the S/H switch
- $T_s = 1/(50M) = 20ns$
- Acquisition Time = 5ns, Conversion Time=15ns (25%-75%, not suitable for Time-interleaved ADC. This was made 50-50 over there.)
- $7RC \ll 5ns$, $R \sim 3ohms$, $C_{eq} = 32pF$ (in the split-CDAC scheme)




Key Issue with Split CDAC: Realizing the bridge capacitor which is not integer multiple of the C_{min} (1pF).




Monotonic Switching


Split CDAC



D-FLIPFLOPS





RING COUNTER





All the D-FlipFlops are reset at the start of every sampling period

The ideal DAC holds this value for one Cycle:











Static D-FlipFlop → slower but immune to leakages (which might be a issue with Dynamic D-FlipFlops for MHz clocks)
Strong 150C → worst case for the leakages.

Cons of Static D-FlipFlop → Higher Delay and power consumption



TESTBENCH AND SIMULATION RESULTS



Sine-Wave testing for ENOB measurement:

$F_s = 50\text{MHz}$

$F_{in} = (m/N) \cdot F_s$


$N=1024$ points

$F_{in}=4.93\text{MHz} \rightarrow m=101$; m, N are required to be co-prime


$F_{in}= 19.87\text{MHz}$ (closer to $F_s/2$) $\rightarrow m=407$; m, N are required to be co-prime.

$F_{in}=4.93\text{MHz}$, $F_s=50\text{MHz}$, $V_{REF}=1.2$ Volts, input sinusoid amplitude 600mV.

Differential Input Range : -1.2 to 1.2 Volts.




Outputs	
Measurement	Value
/DAC_OUTPUT	
ENOB	9.5511909 (bits)
SINAD	59.264812 (dB)
SNR	59.264812 (dB)
SFDR	72.775474 (dBc)



Power Consumption Breakdown


Total Power Consumption = 1.31 mW



Specification	[1]	[2]	[3]	This Work
Architecture	SAR	SAR	SAR	SAR
Technology	0.13um	90nm	90nm	90nm
Supply Voltage(V)	1.2	1	1	1.2
Sampling Rate(MS/s)	50	50	40	50
Resolution	10	9	9	10
Sampling Cap(pF)	2.5	10	5	32
ENOB	9.18	7.8	8.56	9.55
Power(mW)	0.826	0.7	0.82	1.31
Schreier FOM(dB)	162	154	157.16	163
Walden FOM(fJ/conv-step)	29	65	54	33

Maybe going for Dynamic DFF might help to reduce this power consumed in the digital logic and hence achieve higher Schreier FOM.


Two-Channel Time-Interleaved SAR-ADC – 71MS/s








Why is 50% duty Cycle required? – Eases the clock complexity, out of phase signals are naturally available from the oscillator

Clocking Flow







THANK YOU

Texas A&M University
Division of Marketing & Communication