

Region E: (Vin Z Vpp -Vtp) nomos: linear Ponos: Cutt off Vout = 0 Po Kp' (W/L)p Kp' = Mm Goz = Mm = 52

Kp' (W/L)p Kp' Mp Cox Mp · Jos Symm. Invertor dusign :- $\frac{g}{g} = \frac{\beta_n}{\beta_p} = 1$ $\frac{\beta n}{\beta \rho} = \pi \frac{(\omega/L)_n}{(\omega/L)\rho} = \frac{1}{(\omega/L)\rho}$ (W/L)p = 51 (W/L)n ~ Tashect realis $\frac{\beta n}{\beta p} = \left(\frac{Vpp/2 - |V_{fp}|}{Vpp/2 - V_{fn}}\right)^2$ Vout 1 Bp > Bn : High Skewed Inv Pp < Bm; low Skewed Inv.

Noise Margin :-

. This parameter allows us to determine the allowable noise voltage on the input of a gate so that the ofp will not be affected.

· Low noise Margin, NML: - difference in magnitude b/w the maximum Las of Voltage of the driving gate & the max if Low voltage recognized by the driver gate


NML = VILMAR - VOLMOR)

Boko High noise Margin, MNMH: - difference in magnitude b/w the min.

HIGH 0/P voltage of the driving gate & the min. i/P HIGH voltage


secognized by the seceiving gate.

MNMH = | Voltmin - VIH min |



$$\frac{NML = V_{OD} - V_{DD} - V_{IN}}{Av}$$

$$\frac{NMH = V_{OD} - V_{inv} \left(1 + \frac{1}{|Av|}\right)}{Av}$$



Rn & 1 large Pm conducts more current than small B.

s capacitances:

i) gate capacitana Cq; ie due to the mos structure. Since this is the stegion that has a gate oscide truckness of tox.

GG = Cox Ag

Ca = Cox WL, gate capacitance & width of the channel

ii) gate source capacitume & gate drain capacitama: Their value change with the voltage due to the changing shape of the channel tregion, the capacitance in said to be non-linear.

· Por junction automatically exhibits capacitance due to the othersite hal arity iii) Jundim Capacitance:

charge involed. This is called junction or defletion capacitance and is found at every train or sounce region of a FET. (38 (source-bulk) &

CDB (drain-bulk)


OInventor Switching Characteristics: The of wave form reactes to the if but of voltage cannot change

instantaneously. The off 1-60-0 Erransistion introduces fall time delay of the while the 0,601 change at the off is described by raise time to

. The rive & fall time delays are due to harasitic resistance and Capacitances of the transistors.

Tosistance,
$$R_n = \frac{1}{\beta_n (v_{DD} - V_{TP})}$$
 $R_n = \frac{1}{\beta_{Vas}}$

$$R_p = \frac{1}{\beta_p (v_{DD} - |V_{TP}|)}$$




gates to be usefull. The mo. of gates is checified by the fam-out (Fo) of

. The fan-out gutes acts a load to the driving cht because of their input capacitance cin.

** Imput capacitance is the sum of the Fet capacitance i.e.

gate capacitance of mos & pmos

Cin = (qn + (qn - (*) (*)



the initial condition at the ofp is Vout (0) = VDD. when the iff is switch the onfet goes active while PFET is driven into cutoff. The capacitor Could initially changed to voltage VDD.

The around leaving the the capacitor is $i = -Cout \frac{dVoit}{dt} = Voit \frac{dVoit}{Rn}$

Vout (+) 4p = Vppe-t/En

The fall time is defined to be the time interval from 90%. VOO to

$$E = E_n \ln \left(\frac{voo}{vaut} \right)$$

$$\xi f = \xi y - \xi x$$

$$\xi f = \xi n \left(\ln \left(\frac{VDD}{0.1VDD} \right) - \xi n \left(\ln \left(\frac{VDD}{0.9VDD} \right) \right) \right)$$

$$ff = tnln(9)$$


 $ff = 2.27n = 6HL$

ORive Firme:

Ro &

Vout(6) = 0V

a) charge circuit



5) of waveform

The initial condition at the off is tout(0) = 0v. when if privided to ov, aft = 0

arging current is given by

i = cout dvout = food voo-vout

Rn

Vout = V00 (1- et/2n)

Tp=Rp Cout

The rise time is taken yw 10% & 40%.

En = 2.2 7p

mallin told

· mascimum signal frequency fmasc = 1 = 1 to + tg

The propagation dalay time to is often used to estimate the reaction delay time from i) p to op


 $fp = \frac{fpf + fpn}{9}$

top is the propagation risk time from ov to (VDD/2).

 $t_{pf} = ln(2) 2n = 0.693 2n$ $t_{pn} = ln(2) 2p = 0.693 2p$

\$ = 0.35 (₹n+ ₹p)

The propagation delay is a weful estimate of the basic delay, but does not provide detailed info. on the rise & fall times as individual quantities



bakage aurent Io = is (eqvireT_1) Static power Ps = Vpp io dissipation. leakage power : Gate Source Drain VIGIOL Dynamic Power: During transistion from either 0 to 1, on 1600, both ng h transistor are ON for Short feriod of time. This results in whart current helse from Vpp to Vss. The current pulse from Vpp to Vss results in "short circuit" dissipation that is dependent on the ile sisse & fall time, the load capacitan - a & dgate design. For inventor without load, assuming that to = Ef (top) Psc = B/2 (VDD - 2V4)3 tal 68 190-140 MOOK Vtn Isc Innaz Broken 有权均

· Current is also required to change & discharge the ofp capacitance, load.

Dynamic dissipation by = CLVDD fp &

Total Power dissipation P= Ps + Pd + Psc

* The dynamic power dissipation is proportitional to signal frequency other words a fast circuit dissipates more hower than a slow circuit

was all the man bala is allow all and place take affect of

Applie her. The current fullish from Applie soughts are a short anust

18 = 6/18 (NOB-8N) = 8N