
Task-7Schematic of AND Gate



Layout for AND Gate

