
TASK 4 - GROUP 1

DESIGN AND IMPLEMENTATION OF 4BIT COMPARATOR USING EDA TOOL

BLOCK DIAGRAM OF 4-bit COMPARATOR:




VHDL CODE:

```
20 | library ieee;
21 use ieee.std logic 1164.all;
22 | use ieee.numeric_std.all;
23 🖯 entity FRBTCOMP is
24 | port (
25 i
         inp A, inp B : in std_logic_vector(3 downto 0);
         greater, equal, smaller : out std_logic);
27 \stackrel{\frown}{=} end FRBTCOMP;
28 🖯 architecture Behavioral of FRBTCOMP is
29 begin
30 

□ process(inp A, inp B)
      variable a int, b int: integer;
31 ¦
32 i
     begin
33 i
       a int := to integer(unsigned(inp A));
       b int := to integer(unsigned(inp B));
34 !
35 🖨
         if a int > b int then
36 i
         greater <= '1';
37 i
         equal <= '0';
         smaller <= '0';</pre>
38 ¦
       elsif a int = b int then
39 ¦
         greater <= '0';
40 i
41 !
         equal <= '1';
42
         smaller <= '0';
43
       else
44 1
         greater <= '0';
45 !
         equal <= '0';
         smaller <= '1';
46
47 🖒
       end if;
48 end process;
```

RTL:



TESTBENCH:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity TB FRBTCOMP is
end TB FRBTCOMP;
architecture Behavioral of TB FRBTCOMP is
 component FRBTCOMP is
  port (
   inp A, inp B: in std logic vector(3 downto 0);
   greater, equal, smaller : out std logic
  );
 end component;
 -- Inputs
 signal inp A: std logic vector(3 downto 0) := (others => '0');
 signal inp B: std logic vector(3 downto 0) := (others \Rightarrow '0');
 -- Outputs
 signal greater: std logic;
 signal equal : std_logic;
 signal smaller: std logic;
begin
 -- Instantiate the Unit Under Test (UUT)
 uut: FRBTCOMP
```

```
port map (
  inp A => inp A,
  inp B \Rightarrow inp B,
  greater => greater,
  equal => equal,
  smaller => smaller
 );
-- Stimulus process
stim_proc: process
begin
 inp A \le "1010";
 inp B \le "0110";
 wait for 10 ns;
 assert (greater = '1' and equal = '0' and smaller = '0')
  report "Test case 1 failed" severity error;
 inp A \le "0011";
 inp B \le "0101";
 wait for 10 ns;
 assert (greater = '0' and equal = '0' and smaller = '1')
  report "Test case 2 failed" severity error;
 inp A \le "0100";
 inp B \le "0100";
 wait for 10 ns;
 assert (greater = '0' and equal = '1' and smaller = '0')
  report "Test case 3 failed" severity error;
 inp A \le "0000";
 inp B \le "0000";
 wait for 10 ns;
 assert (greater = '0' and equal = '1' and smaller = '0')
  report "Test case 4 failed" severity error;
 inp A <= "1111";
 inp B <= "1111";
 wait for 10 ns;
```

```
assert (greater = '0' and equal = '1' and smaller = '0')
report "Test case 5 failed" severity error;

inp_A <= "0000";
inp_B <= "0000";
wait for 10 ns;
assert (greater = '0' and equal = '1' and smaller = '0')
report "Test case 4 failed" severity error;

wait;
end process;
end Behavioral;
```

SIMULATION:




TIMING REPORT:


Design Timing Summary

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Total Number of Endpoints:	3	Total Number of Endpoints:	3	Total Number of Endpoints:	NA


REPORT POWER:



REPORT NOISE:



UTILIZATION REPORT:



DEVICE IMPLIMENTATION:

