


# Instruction Set Architecture (ISA - Ch 2)

Dr. Rajib Ranjan Maiti (Mtech and PhD at IIT Kharagpur)  
CSIS, BITS-Pilani, Hyderabad


**1971**

**Then**




**2024**

**Now**




EVOLUTION OF PROCESSORS


Commercial CPUs




1985 ARM1  
3μ 6k gates  
7mm x 7mm


1/10,000<sup>th</sup>  
size






2010 Cortex-M0  
20nm 8k gates  
0.07mm x 0.07mm





Mali-400  
Dual Cortex-A9  
System  
IO

Cortex-A9 SOC  
40nm 100M gates  
7.4mm x 6.9mm



**Cortex®-M processors**

MCU + DSP

Smallest footprint / lowest power

**Cortex®-R processors**


RTOS

Highest performance / real-time

**Cortex®-A processors**

Rich OS

Highest performance




### 3<sup>rd</sup> Generation: MIPS R2000

- Several firsts:


- First (commercial) RISC microprocessor
- First microprocessor to provide integrated support for instruction & data cache
- First pipelined microprocessor (sustains 1 instruction/clock)

- Implemented in 1985


- 125,000 transistors
- 5-8 MIPS (Million Instructions per Second)



### Commercial CPUs



Note: This information may be changed without notice.





# AMD



## PROCESSORS



**1975**



**1997**



**2008**



**2014**



**2019**

# Top Industries interested in Comp Arch Specialists



# Top Industries interested in Comp Arch Specialists



# Computer Architecture

```
graph TD; A[Computer Architecture] --> B[Ch1: Computer Abstractions and Technology]; A --> C[Ch2: Instructions: Language of the Computer]; A --> D[Ch3: Arithmetic for Computers]; A --> E[Ch4: The Processor]; A --> F[Ch5: Large and Fast: Exploiting Memory Hierarchy];
```

Ch1: Computer  
Abstractions  
and Technology

Ch2: Instructions:  
Language of the  
Computer

Ch3:  
Arithmetic for  
Computers

Ch4: The  
Processor

Ch5: Large and  
Fast: Exploiting  
Memory  
Hierarchy



# Computer Architecture

```
graph TD; CA[Computer Architecture] --> Ch1[Ch1: Computer Abstractions and Technology]; CA --> Ch2[Ch2: Instructions: Language of the Computer]; CA --> Ch3[Ch3: Arithmetic for Computers]; CA --> Ch4[Ch4: The Processor]; CA --> Ch5[Ch5: Large and Fast: Exploiting Memory Hierarchy]; Ch1 --> TBM[Technologies for Building Processors and Memory]; Ch1 --> P[Performance]; Ch1 --> TPW[The Power Wall]; Ch1 --> SCB[SPEC CPU Benchmark];
```

Ch1: Computer Abstractions and Technology

Ch2: Instructions: Language of the Computer

Ch3: Arithmetic for Computers

Ch4: The Processor

Ch5: Large and Fast: Exploiting Memory Hierarchy

Technologies for Building Processors and Memory

**Performance**

**The Power Wall**

**SPEC CPU Benchmark**



# Computer Architecture

```
graph TD; CA[Computer Architecture] --> Ch1[Ch1: Computer Abstractions and Technology]; CA --> Ch2[Ch2: Instructions: Language of the Computer]; CA --> Ch3[Ch3: Arithmetic for Computers]; CA --> Ch4[Ch4: The Processor]; CA --> Ch5[Ch5: Large and Fast: Exploiting Memory Hierarchy]; Ch2 --> OpHW[Operations of the Computer Hardware]; Ch2 --> OpHW2[Operands of the Computer Hardware]; Ch2 --> RepInst[Representing Instructions in the Computer]; Ch2 --> LO[Logical Operations]; Ch2 --> IMDec[Instructions for Making Decisions]; Ch2 --> SupProc[Supporting Procedures in Computer Hardware]; Ch2 --> MIPSImm[MIPS Addressing for 32-bit Immediates and Addresses]; Ch2 --> MIPSMode[MIPS Addressing Mode Summary]; Ch5 --> ArrPtr[Arrays versus Pointers];
```

Ch1: Computer Abstractions and Technology

Ch2: Instructions: Language of the Computer

Ch3: Arithmetic for Computers

Ch4: The Processor

Ch5: Large and Fast: Exploiting Memory Hierarchy

Operations of the Computer Hardware

Operands of the Computer Hardware

**Representing Instructions in the Computer**

Logical Operations

Instructions for Making Decisions

Supporting Procedures in Computer Hardware

**MIPS Addressing for 32-bit Immediates and Addresses**

**MIPS Addressing Mode Summary**

Arrays versus Pointers

# Computer Architecture

Ch1: Computer  
Abstractions  
and Technology

Ch2: Instructions:  
Language of the  
Computer

Ch3:  
Arithmetic for  
Computers

Ch4: The  
Processor

Ch5: Large and  
Fast: Exploiting  
Memory  
Hierarchy

Addition  
and  
Subtraction

Multiply and  
Divide in MIPS

Floating-  
Point  
Addition

**Floating-Point  
Instructions in  
MIPS**

Real Stuff: Streaming  
SIMD Extensions  
and Advanced Vector  
Extensions in x86

**Multiplication  
and division**

**Floating  
Point**

Floating-Point  
Multiplication

Accurate  
Arithmetic

# Computer Architecture

Ch1: Computer  
Abstractions  
and Technology

Ch2: Instructions:  
Language of the  
Computer

Ch3:  
Arithmetic for  
Computers

Ch4: The  
Processor

Ch5: Large and  
Fast: Exploiting  
Memory  
Hierarchy

A Basic  
MIPS  
Implementa  
tion

Clocking  
Methodology

A Simple  
Implementati  
on Scheme

An  
Overview of  
Pipelining

Data and  
Control  
Hazards

**Logic Design  
Conventions**

**Building a  
Datapath**

**The ALU  
Control**

**Pipeline  
Hazards**

Exceptions

# Computer Architecture

```
graph TD; CA[Computer Architecture] --> Ch1[Ch1: Computer Abstractions and Technology]; CA --> Ch2[Ch2: Instructions: Language of the Computer]; CA --> Ch3[Ch3: Arithmetic for Computers]; CA --> Ch4[Ch4: The Processor]; CA --> Ch5[Ch5: Large and Fast: Exploiting Memory Hierarchy]; Ch5 --> TBC[The Basics of Caches]; Ch5 --> MICP[Measuring and Improving Cache Performance]; Ch5 --> VM[Virtual Machines]; Ch5 --> MATF[Making Address Translation Fast: the TLB]; Ch5 --> PMHC[Parallelism and Memory Hierarchy: Cache Coherence]; TBC --> HCM[Handling Cache Misses]; MICP --> HCM; MICP --> DMH[Dependable Memory Hierarchy]; VM --> DMH; MATF --> VM[Virtual Memory]; PMHC --> TCC[The Three Cs: An Intuitive Model for Understanding the Behavior of Memory Hierarchies];
```

Ch1: Computer Abstractions and Technology

Ch2: Instructions: Language of the Computer

Ch3: Arithmetic for Computers

Ch4: The Processor

Ch5: Large and Fast: Exploiting Memory Hierarchy

The Basics of Caches

Measuring and Improving Cache Performance

Virtual Machines

Making Address Translation Fast: the TLB

Parallelism and Memory Hierarchy: Cache Coherence

Handling Cache Misses

Dependable Memory Hierarchy

Virtual Memory

The Three Cs: An Intuitive Model for Understanding the Behavior of Memory Hierarchies



# Teaching Policy and Logistics

- **Lab Evaluation** (In-Class)
  - Before Mid Sem: Best of Test 1 and Test 2 = 10%
  - After Mid Sem: Best of Test 3 and Test 4 = 10%
- **Quiz Evaluation** (In-Tut-Class)
  - Before Mid Sem: Best of Test 1 and Test 2 = 5%
  - After Mid Sem: Best of Test 3 and Test 4 = 5%
- **MidSem Exam** (08/10 - 1.30 - 3.00PM)
  - Question Pattern: Mostly numerical (will be discussed in lec class)
- **Compre Exam** (06/12 FN)
  - Question Pattern: Mostly numerical (will be discussed in lec class)
- **Answer Key release**
  - Immediately after exam
  - Key verification time : 24 hours after key release
- **Make up :**
  - **no make up for Quiz and Lab Test**
  - Prior permission required for midsem and compre

# To become an efficient speaker, be strong in vocabulary of a native language

Match the picture with word

चित्र आणि शब्दांच्या जोड्या लावा.



kite



ball



umbrella



dog

parrot



ant



cat



doll



apple



table



SAMIR LONKAR

English: started  
learning letters  
and then words


To become an efficient speaker, be strong in vocabulary of a native language

English: Learn forming your own sentence and story



# Language of the Computer

- To whom we need to speak?
  - Computer?
  - No, its hardware
  - So, we need to speak its language





# Language of the Computer

- We choose
  - The instruction set developed by MIPS Technologies
  - Designed in the 1980s
- Other instructions sets are
  - ARMv7 : similar to MIPS
  - Intel x86 : used in both the PC and the cloud
  - ARMv8 : extends the address size of the ARMv7 from 32 bits to 64 bits

# Classes of Parallelism and Parallel Architectures

- **Parallelism** - primary driving force for the design of computers
  - Other considerations: energy consumption and cost reduction
- **Two broad kinds** of parallelism:
  - Data-level parallelism (DLP): many data items can be operated on at the same time
  - Task-level parallelism (TLP): certain tasks of a work can operate independently
- How can we exploit these parallelisms to take advantage?

# Classes of Parallelism and Parallel Architectures

- Four ways to exploit
  - **Instruction-level parallelism:**
    - exploits **data-level parallelism**, using ideas like **pipelining** and **speculative** execution
  - **Vector architectures, graphic processor units (GPUs), and multimedia instruction sets:**
    - exploit **data-level parallelism**, using ideas like applying **a single instruction to a collection of data** in parallel
  - **Thread-level parallelism:**
    - exploits either **data-level parallelism** or **task-level parallelism**, using ideas like interaction between **parallel threads**
  - **Request-level parallelism:**
    - exploits parallelism among **largely decoupled tasks specified by the programmer** or the operating system.

# Classes of Parallelism and Parallel Architectures

- **Flynn (1966)** studied the **parallel computing efforts** in the 1960s,
  - He found a **simple classification** that we follow till date
- Four categories:
  - Single instruction stream, single data stream (**SISD**)—
    - The standard sequential computer,
    - Yet, ILP using **superscalar (more than one execution unit)** and **speculative execution (predicts outcome of condition check)**.
  - Single instruction stream, multiple data streams (**SIMD**)—
    - The same instruction executed by multiple processors using different data streams,
    - DLP using **vector architectures, multimedia extensions** to standard instruction sets, and GPUs.



# Classes of Parallelism and Parallel Architectures

- **Flynn (1966)** studied the **parallel computing efforts** in the 1960s,
  - He found a **simple classification** that we follow till date
- **Four categories:**
  - Single instruction stream, single data stream (**SISD**)—
    - The standard sequential computer,
    - Yet, ILP using **superscalar (more than one execution unit)** and **speculative execution (predicts outcome of condition check)**.
  - Single instruction stream, multiple data streams (**SIMD**)—
    - The same instruction executed by multiple processors using different data streams,
    - DLP using **vector architectures, multimedia extensions** to standard instruction sets, and GPUs.
  - Multiple instruction streams, single data stream (**MISD**)—
    - **No commercial multiprocessor** of this type has been built to date
  - Multiple instruction streams, multiple data streams (**MIMD**)—
    - Multiple processor and each fetches its own instructions and operates on its own data
    - exploits **task-level parallelism**.

# Defining Computer Architecture

# Designing a computer

- Tasks include
  - **instruction set design**, functional organization, logic design, and implementation.
- Traditionally,
  - **Computer architecture  $\approx$  only instruction set design**
- But, **other considerations**
  - Memory organization
  - the design of CPU
- For example, two processors **AMD Opteron** and the **Intel Core i7** use
  - the same instruction set architectures
    - (80x86 instruction set, [i386](#), [i486](#) and [i686](#) architectures are grouped into **x86**)
  - but **different organizations**
    - (in terms of **pipeline and cache organizations**)

# Seven dimensions of an ISA

- Class of ISA
  - Nearly all ISAs today are classified as **general-purpose register architectures**, where the operands are either registers or memory locations
- Memory addressing
  - Virtually all desktop and server computers use **byte addressing to access memory operands**
- Addressing modes
  - specify the address of a **memory object**, e.g., Register, Immediate, Displacement
- Types and sizes of operands
  - Supported operand sizes in bits, e.g., **8-bit, 16-bit, 32-bit, 64-bit, 80-bit (extended double)**
- Operations
  - data transfer, arithmetic logical, control, and floating point
- Control flow instructions
  - support for **conditional branches, unconditional jumps, procedure calls and returns**
- Encoding an ISA
  - Two basic choices of encoding: **fixed length and variable length**



*Thank You*