

An Overview of Pipelining


DR. RAJIB RANJAN MAITI
CSIS, BITS-PILANI, HYDERABAD


```
Program
execution
order Time
(in instructions)
add $s0, $t0, $t1


sub $t2, $s0, $t3
```























- Reordering Code to Avoid Stalls
 - Find the hazards in the preceding code segment

Code segment in C:

$$a = b + e;$$

 $c = b + f;$

```
lw $11, 0($t0) #load b
lw $t2, 4($t0) #load e
```

- Reordering Code to Avoid Stalls
 - Find the hazards in the preceding code segment

Code segment in C:

$$a = b + e;$$

 $c = b + f;$



```
Iw $11, 0($t0)#load bIw $t2, 4($t0)#load eadd $t3, $t1,$t2# a = e+ bsw $t3, 12($t0)#store a
```

- Reordering Code to Avoid Stalls
 - Find the hazards in the preceding code segment

Code segment in C:

$$a = b + e;$$

 $c = b + f;$



lw \$t1, 0(\$t0)	#load b
lw \$t2, 4(\$t0)	#load e
add \$t3, \$t1,\$t2	# a = e+ b
sw \$t3, 12(\$t0)	#store a
lw \$t4, 8(\$t0)	#load f

- Reordering Code to Avoid Stalls
 - Find the hazards in the preceding code segment

Code segment in C:

$$a = b + e;$$

 $c = b + f;$



lw \$t1, 0(\$t0)	#load b
lw \$t2, 4(\$t0)	#load e
add \$t3, \$t1,\$t2	# a = e+ b
sw \$t3, 12(\$t0)	#store a
lw \$t4, 8(\$t0)	#load f
add \$t5, \$t1,\$t4	#c = b + f
sw \$t5, 16(\$t0)	#store c

- Reordering Code to Avoid Stalls
 - Find the hazards in the preceding code segment
 - Reorder the instructions to avoid any pipeline stalls.

assuming all variables are in memory and are addressable as off sets from \$10:

lw \$11, 0(\$t0)

lw \$t2, 4(\$t0)

add \$t3, \$t1,\$t2

sw \$t3, 12(\$t0)

lw \$t4, 8(\$t0)

add \$t5, \$t1,\$t4

sw \$t5, 16(\$t0)

lw \$t1, 0(\$t0)	IF			
lw \$t2, 4(\$t0)				
add \$t3, \$t1,\$t2				
sw \$t3, 12(\$t0)				
lw \$t4, 8(\$t0)				
add \$t5, \$t1,\$t4				
sw \$t5, 16(\$t0)				

lw \$t1, 0(\$t0)	IF	ID (\$†0)
lw \$t2, 4(\$t0)		IF
add \$t3, \$t1,\$t2		
sw \$t3, 12(\$t0)		
lw \$t4, 8(\$t0)		
add \$t5, \$t1,\$t4		
sw \$t5, 16(\$t0)		

lw \$t1, 0(\$t0)	IF	ID (\$†0)	EX (\$†0)
lw \$t2, 4(\$t0)		IF	ID (\$t0)
add \$t3, \$t1,\$t2			IF
sw \$t3, 12(\$t0)			
lw \$t4, 8(\$t0)			
add \$t5, \$t1,\$t4			
sw \$t5, 16(\$t0)			

	lw \$t1, 0(\$t0)	IF	ID (\$†0)	EX (\$†0)	MEM
ı	lw \$t2, 4(\$t0)		IF	ID (\$t0)	EX (\$†0)
ı	add \$t3, \$t1,\$t2			IF	ID (\$†1, \$†2)
ĺ	sw \$t3, 12(\$t0)				IF
	lw \$t4, 8(\$t0)				
	add \$t5, \$t1,\$t4				
	sw \$t5, 16(\$t0)				

lw \$t1, 0(\$t0)	IF	ID (\$t0)	EX (\$†0)	MEM	WB (\$†1)
lw \$t2, 4(\$t0)		IF	ID (\$t0)	EX (\$†0)	MEM
add \$t3, \$t1,\$t2			IF	ID (\$t1, \$t2)	
sw \$t3, 12(\$t0)				IF	
lw \$t4, 8(\$t0)					
add \$t5, \$t1,\$t4					
sw \$t5, 16(\$t0)					

lw \$t1, 0(\$t0)	IF	ID (\$†0)	EX (\$†0)	MEM	WB (\$†1)	
lw \$t2, 4(\$t0)		IF	ID (\$†0)	EX (\$†0)	MEM	WB (\$†2)
add \$t3, \$t1,\$t2			IF	ID (\$†1, \$†2)		EX (\$†1, \$†2)
sw \$t3, 12(\$t0)				IF		ID (\$t0)
lw \$t4, 8(\$t0)						IF
add \$t5, \$t1,\$t4						
sw \$t5, 16(\$t0)						

lw \$t1, 0(\$t0)	IF	ID (\$t0)	EX (\$†0)	MEM	WB (\$†1)			
lw \$t2, 4(\$t0)		IF	ID (\$t0)	EX (\$†0)	MEM	WB (\$t2)		
add \$t3, \$t1,\$t2			IF	ID (\$†1, \$†2)		EX (\$†1, \$†2)	MEM	
sw \$t3, 12(\$t0)				IF		ID (\$t0)	EX (\$†0)	
lw \$t4, 8(\$t0)						IF	ID (\$†0)	
add \$t5, \$t1,\$t4							IF	
sw \$t5, 16(\$t0)								

lw \$t1, 0(\$t0)	IF	ID (\$t0)	EX (\$†0)	MEM	WB (\$†1)			
lw \$t2, 4(\$t0)		IF	ID (\$t0)	EX (\$†0)	MEM	WB (\$†2)		
add \$t3, \$t1,\$t2			IF	ID (\$†1, \$†2)		EX (\$†1, \$†2)	MEM	WB (\$†3)
sw \$t3, 12(\$t0)				IF		ID (\$t0)	EX (\$†0)	MEM (\$†3)
lw \$t4, 8(\$t0)						IF	ID (\$†0)	EX (\$†0)
add \$t5, \$t1,\$t4							IF	ID (\$†1, \$†4)
sw \$t5, 16(\$t0)								IF

lw \$t1, 0(\$t0)	IF	ID (\$t0)	EX (\$t0)	MEM	WB (\$†1)				
lw \$t2, 4(\$t0)		IF	ID (\$t0)	EX (\$†0)	MEM	WB (\$†2)			
add \$t3, \$t1,\$t2			IF	ID (\$†1, \$†2)		EX (\$†1, \$†2)	MEM	WB (\$†3)	
sw \$t3, 12(\$t0)				IF		ID (\$t0)	EX (\$†0)	MEM (\$†3)	WB
lw \$t4, 8(\$t0)						IF	ID (\$†0)	EX (\$†0)	MEM
add \$t5, \$t1,\$t4							IF	ID (\$†1, \$†4)	
sw \$t5, 16(\$t0)								IF	

lw \$t1, 0(\$t0)	IF	ID (\$†0)	EX (\$†0)	MEM	WB (\$†1)					
lw \$t2, 4(\$t0)		IF	ID (\$t0)	EX (\$†0)	MEM	WB (\$†2)				
add \$t3, \$t1,\$t2			IF	ID (\$†1, \$†2)		EX (\$†1, \$†2)	MEM	WB (\$†3)		
sw \$t3, 12(\$t0)				IF		ID (\$t0)	EX (\$tO)	MEM (\$†3)	WB	
lw \$t4, 8(\$t0)						IF	ID (\$†0)	EX (\$†0)	MEM	WB (\$†4)
add \$t5, \$t1,\$t4							IF	ID (\$†1, \$†4)		EX (\$†1, \$†4)
sw \$t5, 16(\$t0)								IF		ID (\$t0)

lw \$t1, 0(\$t0)	IF	ID (\$t0)	EX (\$†0)	MEM	WB (\$†1)						
lw \$t2, 4(\$t0)		IF	ID (\$†0)	EX (\$†0)	MEM	WB (\$†2)					
add \$t3, \$t1,\$t2			IF	ID (\$†1, \$†2)		EX (\$†1, \$†2)	MEM	WB (\$†3)			
sw \$t3, 12(\$t0)				IF		ID (\$†0)	EX (\$†0)	MEM (\$†3)	WB		
lw \$t4, 8(\$t0)						IF	ID (\$†0)	EX (\$†0)	MEM	WB (\$†4)	
add \$t5, \$t1,\$t4							IF	ID (\$†1, \$†4)		EX (\$†1, \$†4)	MEM
sw \$t5, 16(\$t0)								IF		ID (\$t0)	EX (\$t0)

lw \$t1, 0(\$t0)	IF	ID (\$t0)	EX (\$†0)	MEM	WB (\$†1)								
lw \$t2, 4(\$t0)		IF	ID (\$t0)	EX (\$†0)	MEM	WB (\$†2)							
add \$t3, \$t1,\$t2			IF	ID (\$†1, \$†2)		EX (\$†1, \$†2)	MEM	WB (\$†3)					
sw \$t3, 12(\$t0)				IF		ID (\$t0)	EX (\$†0)	MEM (\$†3)	WB				
lw \$t4, 8(\$t0)						IF	ID (\$t0)	EX (\$t0)	MEM	WB (\$†4)			
add \$t5, \$t1,\$t4							IF	ID (\$†1, \$†4)		EX (\$†1, \$†4)	MEM	WB (\$†5)	
sw \$t5, 16(\$t0)								IF		ID (\$t0)	EX (\$†0)	MEM (\$†5)	

lw \$t1, 0(\$t0)	IF	ID (\$†0)	EX (\$†0)	MEM	WB (\$†1)								
lw \$t2, 4(\$t0)		IF	ID (\$t0)	EX (\$†0)	MEM	WB (\$†2)							
add \$t3, \$t1,\$t2			IF	ID (\$†1, \$†2)		EX (\$†1, \$†2)	MEM	WB (\$†3)					
sw \$t3, 12(\$t0)				IF		ID (\$t0)	EX (\$†0)	MEM (\$†3)	WB				
lw \$t4, 8(\$t0)						IF	ID (\$†0)	EX (\$†0)	MEM	WB (\$†4)			
add \$t5, \$t1,\$t4							IF	ID (\$†1, \$†4)		EX (\$†1, \$†4)	MEM	WB (\$†5)	
sw \$t5, 16(\$t0)								IF		ID (\$†0)	EX (\$†0)	MEM (\$†5)	WB

Data Hazards

 Reordering Code to Avoid Pipeline Stalls

Advantage: On a pipelined processor with forwarding, the reordered sequence will complete in two fewer cycles than the original version

Reordering Code to Avoid Pipeline Stalls

- ▶ Both add instructions have a hazard because of their respective dependence on the immediately preceding lw instruction.
- Move up 3rd w instruction to make it 3rd in sequence to eliminates both hazards:
 - ▶ Iw \$11, 0(\$t0)
 - ▶ Iw \$t2, 4(\$t0)
 - ► Iw \$t4, 8(\$t0)
 - ▶ add \$t3, \$t1,\$t2
 - ▶ sw \$t3, 12(\$t0)
 - ▶ add \$t5, \$t1,\$t4
 - ▶ sw \$t5, 16(\$t0)

Four types of Data Hazards

Read After Write (RAW)

R-Type

ADD R1, R2, R3 SUB R4, R1, R6

Mem-Access store R1, 0(\$t0) load R4, 0(\$t0) Write After Read (WAR)

add r4, r1, add r1, r3, r5

add R1, R2, R3 sub R2, R4, R1 or R1, R6, R3 Write After Write (WAW)

add R1,R2,R3 sub R2,R4,R1 or R1,R6,R3

add r1, r2, r3 add r4, r1, r5 add r1, r3, r5 Read After Read (RAR)

add R1, R2, R3 sub R2, R4, R1 or R1, R6, R3

For MIPS integer pipeline, all data hazards can be checked during ID phase

Thank You