




Unit-2


Classification based on devices used Bipolar Saturated Unsaturated PMUS Resistor-transistor Schottky (P thannel Mosfe	Digital Logic Families
Classification of logic families based on Circuit Complexity 1. SSI-Small Scale Integration < 10 Components 2. MSI- Medium Scale Integration < 100 components 3. LSI- Large Scale Integration > 100 components 4. VLSI- very large scale Integration > 1000 components Classification based on devices used Bipotar Chassification based on devices used Saturated Unsaturated PMUS Resistor-transistor Schottky PMUS (1 thousand	A logic Family is a group of electronic logic gates constructed using one of several different designs
Classification of logic families based on Circuit Complexity 1. SSI-Small Scale Integration < 10 Components 2. MSI- Medium Scale Integration < 100 components 3. LSI- Large Scale Integration > 100 components 4. VLSI- very large scale Integration > 1000 components Classification based on devices used Bipotar Chassification based on devices used Saturated Unsaturated PMUS Resistor-transistor Schottky PMUS (1 thousand	Supply characteristics with a family.
2. MSI - Medium Scale Entegration < 100 components 3. LSI - Large Scale Entegration > 100 components 4. VLSI - Very large Scale Entegration > 1000 component Classification based on devices used Bipotar Bipotar Chiaptrated PMUS Resistor-transistor Schottky MOSFE	
Classification based on devices used Bipolar Saturated Unsaturated PMUS Resistor-transistor Schottky PMUS (P thound MOSFE	2. MSI - Medium Scale Entegration < 100 components
Saturated Unsaturated PMUS Resistor-transistor Schottky Schottky	4. VLSI - very large scale integration > 1000 component
Saturated Unsaturated PMUS Resistor-transistor Schottky Schottky Mosfe	TO A THE PROPERTY OF THE PLANT TO THE PROPERTY OF THE PROPERTY
Resistor-transistor Schottky (1 thoused	
1 177103	Saturated Unsaturated PMOS Resistor-transistor Schottky (P thannel MOSFE 10910 (RTL) TTL NMOS


A STATE OF THE STA	The State of the	Ser China
Bipolar	Prise senting of the	l'polay
Saturated Uns	aturated	PMUS
Resictor-transictor	Schottky	(P thound
logic (RTL)	TTL	NMUS
Logic (DTL)	Emitter	(N-Channel M
- Direct coupled transiston	(ELL)	/complemente
logic (DCTL)	(CCL)	MOSF€
- gutegrated Enjection.	logic (I'L)	1
- High threshold logic		
- Transistor transisto	r logic (TTL)	











with A=B=0, both the transictore remain o The workent through he is zero, So drop across it is 0. So ofproltage is equal to vac i.e. I Similarly with A=0, B=1 A=1, B=1, Y=0 Some characteristics of this logic - a) Poor noise margin 6) Poor fanout c) how speed d) High Power dissipation Diode Transistor logic (DTL) Inverteda RB

AND gate



It consist of elpstage comprising of Liodes D. D. and RD forming an AND. It is followed by a transistorized inverter.

Case 1- A=B=D, Both D, and D, are will get forward biased.

Hence the potential at M is one diode voltage drop i.e. 0.7 V. But to drive the transistor Q we require 2.1 V to forward bias D2, D4 and Base emitter junction of Q. Therefore Q is cut off and of P Y = Vcc = 1


case 2- A=0, B=1 -> In both the case any one or A=1, B=D of the Up's is connected to ground with the other up connected to +Vac, then the corresponding diode will conduct Again Vm=0.7V and Q will be in autoff and Y=1


Case 3- A=B=1, Both D, and Dz are reverse biased.


Dz and Dy are forward blased and base current is supplied to Q via RD, Dz and Dy.


Q is driven into saturation and y is pulled town to low voltage


y = 0























If either A or B's High, then accordingly either Q and Q, conducts and Q2 becomes OFF resulting in High estate at its collector Provisistor Quand Que provide the necessary de shift for voltage correction. Thus if the off is ctaken from Vout, the circuite acts as a NOR gate and if the ofp is taken at Voutz acts as an DR gate: CMDS logic - A CMDS circuit consist of a NMDs and PMOS component A NMOS OF N-Channel MOSFET looks like this 9- Gate Source Drain PMOS ON P- Channel MOSFET LOOKs like this







-	THIN	ATT.	34			il trott		
91P		12. 14	Sta	tes o	4 MOS	4 0	010	1000
A	В	0,	P21	02	0	0 0	Y	1
-					115	11		
0	0	ON	ON	OFF	OFF	V	DD(1)	
0	VDD	ON	OFF	OFF	ON	0	12.0	137 16
VDD	0	OFF	ON	ON	OFF	00	Cons	
VDD	VDD	OFF	OPF	ON	ON	100	Market .	
-			10000	19		1		-

La Companison of Various logic families

		1		4	-	
Parameter	RTL)	DTL	TTL	IIL	ECL	CMOS
Was Indiana					S Comment	
Basic Gate	NOR	NAND	NAND	NAND	OR/NOR	NOR/NAND
fanout	5	18	10	12	25	50
FauIn	3	10	8	5	5	8
Power (mw)	15	12	10	0-1	40-55	0.010
		7	-	16"	4	
	0-2-0-4	0.7	0.4	0-35	0-4	5
(V) 0	á	N	-		The same of	
1 Propagation	12	30	6-12	0.7-20	1-4	70
	1	Unell				9 0 4
The state of the s	0	1			dia 1	40 31
cost	Avg	Avg	Low	very	High	Low
low						
	Basic Gate fan Dut Fan In Power (mw) dissipated Noise Immunity	Basic Gate NOR fan Dut 5 Fan In 3 Power (mw) 15 dissipated Noise Immunity 0.2-0-4 (v) 0 Propagation 12 delay (ns)	Basic Gate NOR NAND fan Dut 5 8 Fan In 3 10 Power (mw) 15 12 dissipated Noise Immunity 0.2-0-4 0.7 (V) 0 Propagation 12 30 delay (ns)	Basic Gate NOR NAND NAND Fan Dut 5 8 10 Fan In 3 10 8 Power (mw) 15 12 10 dissipated Noi's e Immunity 0.2-0-4 0.7 0.4 (V) 0 Propagation 12 30 6-12 delay (ns)	Basic Gate NOR NAND NAND NAND Fan Dut 5 8 10 12 Fan In 3 10 8 5 Power (mw) 15 12 10 0-1 dissipated Noi's e Immunity 0.2-0.4 0.7 0.4 0.35 (V) 0 12 Propagation 12 30 6-12 0.7-20 delay (ns) Avg Low Very	Basic Gate NOR NAND NAND OR/NOR Fan Dut 5 8 10 12 25 Fan In 3 10 8 5 5 Power (mw) 15 12 10 0-1 40-55 dissipated Noi's e Immunity 0-2-0-4 0-7 0-4 0-35 0-4 (V) 0 Propagation 12 30 6-12 0-7-20 1-4 delay (ns) Cost Avg Avg Low Very High