

Name: Harshvardhan Soni Enrollment No: 92200133028

Department of Information and Communication Technology

Subject: Capstone Project – 01CT0715

Project Title: Implementation of RSA Cryptographic Algorithm on

Nexys-04

Component: Deployment and Operations

Course: ICT Engineering Capstone

Academic Year: 2025-26

Department: Information and Communication Technology

Deployment Process:

The deployment process for the FPGA-based RSA core involves transforming the Verilog Register-Transfer Level (RTL) design into a configurable bitstream and programming it onto the target hardware. This constitutes "live deployment" in an embedded systems context.

Platform Selection and Justification

- o Platform: Nexys-4 DDR FPGA Board (featuring a Xilinx Artix-7 FPGA).
- Justification: This platform was chosen because it provides sufficient logic resources (LUTs, Flip-Flops) and dedicated multiplication blocks (DSPs) to accelerate the modular exponentiation required for the RSA core. It also includes the necessary peripheral components (seven-segment display, switches) for demonstrating the system's operational status and results.

Configuration Steps (Synthesis and Implementation)

The deployment is achieved through the Xilinx Vivado Design Suite:

- 1. RTL Synthesis: The Verilog files (top.v, rsa_core.v, etc.) are compiled, generating a gate-level netlist.
- 2. Constraint Application: The physical pin assignments for the clock (clk), reset (rst), switches (sw0, sw1), and display I/O (an, seg) are mapped to the Artix-7 pins using an XDC file. This is analogous to "domain configuration" in software deployment.
- 3. Implementation (Place & Route): Vivado optimizes the netlist for the Artix-7 architecture, physically placing logic elements and routing signals.
- 4. Bitstream Generation: The final binary configuration file (.bit) is generated.



Name: Harshvardhan Soni Enrollment No: 92200133028

Department of Information and Communication Technology


Subject: Capstone Project – 01CT0715

Live Deployment Evidence

 Deployment Medium: The .bit file is loaded onto the Nexys-4 DDR board's FPGA via a JTAG connection using the Vivado Hardware Manager.

Operational Evidence:

- -The FPGA is accessible and operational without the development PC (once the bitstream is loaded into non-volatile memory or programmed via JTAG).
- -Screenshots/Evidence: Image of the Nexys-4 DDR board with the seven-segment display successfully showing the encrypted/decrypted data (e.g., using sw0 and sw1).





Name: Harshvardhan Soni Enrollment No: 92200133028

Department of Information and Communication Technology

Subject: Capstone Project – 01CT0715

-Output Validation: Document the expected output for the message "15" (ASCII 31,35→3135h):

Plaintext (M): 3135h

Ciphertext (C): A specific 17-bit value (e.g., 1234h)

Decrypted (M dec): 3135h

❖ Challenges Faced:

The challenges faced in integrating the USB keyboard with the RSA project on the Nexys-4 DDR board are primarily categorized into Clock Mismatches, Compatibility Issues, Build/Toolchain Instability, and Data Path/Logic Errors.

- 1. **Clock Mismatch and Timing Errors:** Clock Mismatch because the USB HID cores require an exact. 48 MHz or 12 MHz clock, but the board provides 100 MHz.
- 2. **Hardware and Protocol Compatibility:** Not all USB keyboards work. The Nexys4 DDR's USB-HID port internally bridges to a PS/2 decoder, meaning it only works with HID devices that support the legacy PS/2 protocol.
- 3. **Build Toolchain Instability and Initialization:** Inconsistent behavior was observed during the Vivado build process. usb_hid_host_rom.v file was not correctly linked as a memory initialization file, making the USB host FSM "alive but useless".
- 4. **System Integration with RSA Core:** Even after the keyboard successfully decoded keys, integrating the data into the RSA core introduced new problems.
- 5. **Debugging Limitations:** Debugging proved difficult because internal register values like scan code are not directly visible in the hardware (unlike \$display in simulation)