
THM - University of Applied Sciences Faculty IEM



HC1 Central Processing Unit

VHDL Design

Author: Matthias Röll

matthias.roell@iem.thm.de

Date: December 2014

Inhaltsverzeichnis

| Ι | Abb | oildungsverzeichnis | III |
|--------------|------|--------------------------------|-----|
| II | Tab | ellenverzeichnis | III |
| III | Abk | kürzungsverzeichnis | III |
| 1 | HC | 1 Architecture & Overview | 1 |
| | 1.1 | Block & RTL Diagram | 1 |
| | 1.2 | Instruction Set | 2 |
| | | 1.2.1 Befehle | 3 |
| | 1.3 | Default Program & Simulation | 3 |
| | 1.4 | Modifikationen | 4 |
| 2 | Enti | ities | 5 |
| | 2.1 | Accumulator | 5 |
| | | 2.1.1 Ports | 5 |
| | 2.2 | Arithmetic Logical Unit | 6 |
| | | 2.2.1 Ports | 6 |
| | 2.3 | Control Unit | 7 |
| | | 2.3.1 Ports | 7 |
| | | 2.3.2 State Machine | 7 |
| | | 2.3.3 Implementationshinweis | 9 |
| | 2.4 | Instruction Register | 11 |
| | | 2.4.1 Ports | 11 |
| | 2.5 | Memory Unit | 12 |
| | | 2.5.1 Ports | 12 |
| | 2.6 | Program Counter | 13 |
| | | 2.6.1 Ports | 13 |
| | 2.7 | Central Processing Unit | 14 |
| | | 2.7.1 Ports | 14 |
| | | 2.7.2 Mapping | 14 |
| | 2.8 | Cyclone II Pin Mapping - HC1 | 15 |
| \mathbf{A} | App | pendix | i |
| | A.1 | Accumulator - VHDL | i |
| | A.2 | Arithmetic Logical Unit - VHDL | iii |
| | A.3 | | |
| | A.4 | Instruction Register - VHDL | xiv |
| | | Memory Unit - VHDL | |
| | | Program Counter - VHDL | |
| | A.7 | CPU - VHDL | xix |

| | Abbild | ungsverzeichnis | |
|---|----------|---------------------------------|----|
| | Abb.: 1 | HC1 Architektur Diagramm | 1 |
| | Abb.: 2 | RTL Diagramm | 2 |
| | Abb.: 3 | Program Simulation | 3 |
| | Abb.: 4 | Accumulator Unit - Block | |
| | Abb.: 5 | Arithmetic Logical Unit - Block | 6 |
| | Abb.: 6 | Control Unit - Block | 7 |
| | Abb.: 7 | Control Unit - State Machine | |
| | Abb.: 8 | Instruction Register - Block | 11 |
| | Abb.: 9 | Memory Unit - Block | 12 |
| | Abb.: 10 | Program Counter - Block | |
| | Abb.: 11 | Central Processing Unit - Block | 14 |
| | | | |
| | Tabal | lenverzeichnis | |
| " | | | |
| | Tab.: 1 | Instruction Set | 2 |
| | Tab.: 2 | Accumulator Ports | - |
| | Tab.: 3 | Arithmetic Logical Unit Ports | 6 |
| | Tab.: 4 | Control Unit Input Ports | 7 |
| | Tab.: 5 | Control Unit Output Ports | 8 |
| | Tab.: 6 | Instruction Register Ports | 11 |
| | Tab.: 7 | Memory Unit Ports | 12 |
| | Tab.: 8 | Program Counter Ports | |
| | Tab.: 9 | | 14 |
| | | - | |

III Abkürzungsverzeichnis

1 HC1 Architecture & Overview

Die HC1 CPU ist ein simpler 8 Bit Rechner. Er ist fähig 10 verschiedene Operationen durchzuführen und stellt einen 32 Byte Speicher zur Verfügung.

1.1 Block & RTL Diagram




Abbildung 1: HC1 Architektur Diagramm

Das Diagramm zeigt die Bausteine des HC1 Rechners. Diese werden durch eine CPU Entität über Signale verknüpft.

Die CPU besteht aus den folgenden Bausteinen:

- Accumulator
- Arithmetic Logical Unit (ALU)
- Control Unit
- Instruction Register
- Memory Unit
- Program Counter

HC1




Abbildung 2: RTL Diagramm

1.2 Instruction Set

Der Befehlssatz des Rechner besteht aus 10 verschiedenen Instruktionen.

Jeder Befehl enthält hierbei 3 Op-Code Bits und 5 Adress Bits.

| Befehl | OpCode | Data | Taktzyklen |
|--------|--------|-------|------------|
| LOAD | 000 | aaaaa | 5 |
| STORE | 001 | aaaaa | 5 |
| ADD | 010 | aaaaa | 5 |
| SUB | 011 | aaaaa | 5 |
| NAND | 100 | eeeee | 5 |
| IN | 100 | 00000 | 5 |
| OUT | 100 | 00001 | 5 |
| JZ | 101 | aaaaa | 4 |
| JPOS | 110 | aaaaa | 4 |
| J | 111 | aaaaa | 4 |

Tabelle 1: Instruction Set

Taktzyklen:

Die dargestellte Takzyklenanzahl der Befehle kann zwischen verschiedenen Implementationen abweichen.

Daten:

Die angegebene Datenkodierung stellt folgende Werte dar:

- 1. aaaaa Adresse im Bereich 0 32
- 2. eeeee Adresse im Bereich 2 32

HC1

1.2.1 Befehle

Folgend eine kurze Finktionsbeschreibung der Befehle:

LOAD Lädt einen Wert aus dem Hauptspeicher in den Akkumulator.

STORE Speichert einen Wert aus dem Akkumulator in den Hauptspeicher.

ADD Addiert einen Wert aus dem Hauptspeicher zu dem Wert im Akkumulator.

SUB Subtrahiert einen Wert aus dem Hauptspeicher von dem Wert im Akkumulator.

NAND Führt eine NAND Operation mit dem Wert im Hauptspeicher und dem Akkumulatorwert durch.

IN Speichert eine Eingabe im Akkumulator.

OUT Setzt den aktuellen Akkumulatorwert auf den Ausgangsbus.

JZ Führt eine Sprunganweisung durch, wenn der Akkumulatorinhalt gleich 0 ist (zero-Flag).

JPOS Führt eine Sprunganweisung durch, wenn der Akkumulatorinhalt größer 0 ist (posFlag).

J Führt eine Sprunganweisung durch...

1.3 Default Program & Simulation




Abbildung 3: Program Simulation

HC1

1.4 Modifikationen

Hier werden die Abweichungen zur originalen HC1 Vorlage beschrieben.

ledWait Das im Blockdiagram 1 zu sehende Signal *ledWait* wurde von mir hinzugefügt und ist nicht Bestandteil des ursprünglichen HC1 Rechners. Es dient zur Darstellung einer Eingabeaufforderung.

2 Entities

2.1 Accumulator




Abbildung 4: Accumulator - Block

2.1.1 Ports

| Name | Type | Bitlength | Direction |
|----------|------------------|-----------|-----------|
| clk | std_logic | 1 | Input |
| accLoad | std_logic | 1 | Input |
| accSel | std_logic_vector | 2 | Input |
| keyIn | std_logic_vector | 8 | Input |
| memOut | std_logic_vector | 8 | Input |
| aluOut | std_logic_vector | 8 | Input |
| accOut | std_logic_vector | 8 | Output |
| posFlag | std_logic | 1 | Output |
| zeroFlag | std_logic | 1 | Output |

Tabelle 2: Accumulator Ports

2.2 Arithmetic Logical Unit




Abbildung 5: Arithmetic Logical Unit - Block

Dies ist der einzige Baustein des HC1 ohne Taktsignal.

2.2.1 Ports

| Name | Type | Bitlength | Direction |
|--------|------------------|-----------|-----------|
| aluOp | std_logic_vector | 2 | Input |
| memOut | std_logic_vector | 8 | Input |
| accOut | std_logic_vector | 8 | Input |
| aluOut | std_logic_vector | 8 | Output |

Tabelle 3: Arithmetic Logical Unit Ports

2.3 Control Unit




Abbildung 6: Control Unit - Block

Die Control Unit steuert alle Prozesse des Rechners. Sie besteht aus einer State Machine welche die Eingangssignale auswertet und darauf basierend die Ausgänge setzt.

2.3.1 Ports

| Name | Type | Bitlength | Direction |
|----------|------------------|-----------|-----------|
| clk | std_logic | 1 | Input |
| reset | std_logic | 1 | Input |
| inEnter | std_logic | 1 | Input |
| posFlag | std_logic | 1 | Input |
| zeroFlag | std_logic | 1 | Input |
| opCode | std_logic_vector | 3 | Input |
| irOut | std_logic_vector | 5 | Input |

Tabelle 4: Control Unit Input Ports

Wie am Ende des Architekturkapitels 1.4 erklärt ist das led Wait Signal nicht Bestandteil des ursprünglichen HC1 Rechners.

2.3.2 State Machine

Im folgenden ein Beispiel wie die State Machine der Control Unit aussehen kann:

| Name | Type | Bitlength | Direction |
|--------------------|------------------|-----------|-----------|
| pcSel | std_logic_vector | 1 | Output |
| pcLoad | std_logic | 1 | Output |
| adrSel | std_logic | 1 | Output |
| irLoad | std_logic | 1 | Output |
| accSel | std_logic_vector | 2 | Output |
| accLoad | std_logic | 1 | Output |
| aluOp | std_logic_vector | 2 | Output |
| memWrite | std_logic | 1 | Output |
| outputEnable | std_logic | 1 | Output |
| ledWait (optional) | std_logic | 1 | Output |

Tabelle 5: Control Unit Output Ports




Abbildung 7: Control Unit - State Machine

Da die Abbildung etwas komplex wirkt ist hier nochmals der VHDL Code zum Erstellen eines solchen State Machine Typen abgebildet.

```
type state_type is (
            RESET_STATE,
                                              -- Reset CPU
            CTRL_LOAD_IR,
                                              -- New Instruction from IR
            MEM_STORE,
                                              -- Write Memory
            ACC_MEM,
                                              -- Acc load Memory
            ACC_ALU_ADD,
                                              -- Acc load ALU with ALU-Add Operation
                                              -- Acc load ALU with ALU-Sub Operation
            ACC_ALU_SUB,
10
            ACC_ALU_NAND,
                                              -- Acc load ALU with ALU-Nand Operation
11
12
```

```
ACC_inEnter,
                                                -- Acc load key_in when inEnter is set
13
14
            JUMP_PC_MEM,
                                                -- PC Jump to Address in Memory
15
16
            NOP_PC,
                                                -- Update PC
                                                -- Enable Output while not inEnter
            NOP_OUT,
18
            NOP_MEM,
                                                -- Update MEM
19
            NOP_IR
                                                -- Update IR
20
   );
```

2.3.3 Implementationshinweis

Es gibt verschiedene Wege das Control Unit Verhalten in VHDL zu implementieren. Das Hauptproblem hierbei ist es einen Weg zu finden die Control Unit taktgesteuert zu impementieren ohne *inferred latches* zu generieren.

Ein Weg dies zu tun ist folgender. Zuerst werden drei verschiedene Prozesse definiert:

- 1. Eingangssignale State Prozess Asynchroner Prozess
- 2. Takt Prozess Taktsynchroner Prozess
- 3. State Ausgangssignal Prozess Taktsynchroner Prozess

Eingangssignale State Prozess Dieser Prozess ist sensitiv gegenüber allen Eingangssignalen mit Ausnahme der *clk* und des *reset* Signals.

Der Prozess überprüft beim Aufrufen den aktuellen State und speichert basierend auf den Eingangssignalen den nächsten State in einem internen Signal.

Um inferred latches zu vermeiden muss der interne nächste State am Anfang des Prozesses auf den aktuellen State gesetzt werden.

Takt Prozess Dieser Prozess aktualisiert den aktuellen State. Hierbei wird der aktuelle State durch den intern gespeicherten State überschrieben.

Zudem wird hier auch das reset Signal überprüft.

Die Sensitivitylist enthält das clk und das reset Signal.

State Ausgangssignal Prozess Hier werden alle Ausgangsignale gesetzt. Das einzige Signal in der Sensitivitylist des Prozesses ist das aktuelle State Signal.

Wichtig ist zu verstehen, dass dieser Prozess nur nach dem Takt Prozess aufgerufen wird, da nur dort das State Signal gesetzt wird.

HC1

2.4 Instruction Register




Abbildung 8: Instruction Register - Block

Das Instruction Register splittet den aktuellen Speicherwert (memOut) in einen Befehlscode (opCode) und eine Adresse (irOut).

Das Instruction Register aktualisiert diese Werte nur bei steigender Taktflanke und aktivem irLoad Signal.

2.4.1 Ports

| Name | Type | Bitlength | Direction |
|--------|------------------|-----------|-----------|
| clk | std_logic | 1 | Input |
| irLoad | std_logic | 1 | Input |
| memOut | std_logic_vector | 8 | Input |
| opCode | std_logic_vector | 3 | Output |
| irOut | std_logic_vector | 5 | Output |

Tabelle 6: Instruction Register Ports

Seite 11

2.5 Memory Unit




Abbildung 9: Memory Unit - Block

Die Memory Unit stellt den Hauptspeicher des Rechners. Dieser ist 32 Byte groß. Der Speicher wird sowohl für Programmcode als auch für gespeicherte Daten verwendet.

Funktionsweise:

Das address Eingangssignal setzt die aktuell ausgewählte Speicherstelle. Der dort gespeicherte Wert liegt danach am Ausgangsbus memOut an. Falls der Eingang memWrite gesetzt ist wird der Akkumulatorwert accOut in die gewählte Speicheradresse geschrieben.

Alle Daten werden erst bei einer steigenden Taktflanke.

Reset:

Über das reset Signal kann der Hauptspeicher zurückgesetzt werden. Hierbei werden normalerweise alle Speicherstellen auf 0 gesetzt.

Zum Testen des Rechners kann hier jedoch auch ein Programm in den Speicher geladen werden.

2.5.1 Ports

| Name | Type | Bitlength | Direction |
|------|-----------|-----------|-----------|
| clk | std_logic | 1 | Input |

Tabelle 7: Memory Unit Ports

2.6 Program Counter




Abbildung 10: Program Counter - Block

Der Program Counter hält die aktuelle Speicheradressennummer. Des weiteren erhöht er diese nach bearbeiten jedes Befehls. Er kann zudem für Sprunganweisungen und das Laden von Daten direkt auf einen Wert gesetzt werden.

2.6.1 Ports

| Name | Type | Bitlength | Direction |
|------|-----------|-----------|-----------|
| clk | std_logic | 1 | Input |

Tabelle 8: Program Counter Ports

2.7 Central Processing Unit




Abbildung 11: Central Processing Unit - Block

Diese VHDL Entität dient zur Verbindung der anderen Bausteine mittels dem sogenannten mapping.

2.7.1 Ports

| Name | Type | Bitlength | Direction |
|------|-----------|-----------|-----------|
| clk | std_logic | 1 | Input |

Tabelle 9: Central Processing Unit Ports

2.7.2 Mapping

HC1 VHDL Design

Seite 14

2.8 Cyclone II Pin Mapping - HC1

Um nun die HC1 CPU mit dem Quartus Board zu benutzen, müssen die Pins des Boards mit den Ein- und Ausgängen der CPU Entität verbunden werden. Dies geschieht mittels einer Top Level Entität.

HC1

A Appendix

A.1 Accumulator - VHDL

```
library ieee;
   use ieee.std_logic_1164.all;
    entity accumulator is
        port(
5
            -- Control Input --
            clk
                         : in std_logic;
            accLoad
                         : in std_logic;
                               std_logic_vector(1 downto 0);
            accSel
                         : in
            -- Data Input --
10
            keyIn
                          : in std_logic_vector(7 downto 0);
            memOut
                         : in std_logic_vector(7 downto 0);
12
            aluOut
                         : in std_logic_vector(7 downto 0);
13
            -- Data Output
            accOut
                         : out std_logic_vector(7 downto 0);
15
                         : out std_logic;
            posFlag
16
            zeroFlag
                         : out std_logic
17
        );
    end accumulator;
19
20
    architecture rtl of accumulator is
21
22
        -- Register to hold the output
23
        signal holdAccOut : std_logic_vector(7 downto 0);
^{24}
25
   begin
26
        CLK_PROCESS : process(clk)
27
        begin
28
            if rising_edge(clk) then
29
                 -- Load new input
30
                 if accLoad = '1' then
31
                     if accSel = "00" then
                                                       -- Load ALU
                         holdAccOut <= aluOut;</pre>
33
                     elsif accSel = "01" then
                                                       -- Load Memory
34
                         holdAccOut <= memOut;</pre>
35
                     elsif accSel = "10" then
                                                       -- Load Keyinput
36
                         holdAccOut <= keyIn;</pre>
37
                                                    -- Not used Value
38
                     else
                         holdAccOut <= "00000000";
39
40
                 end if;
41
42
```

```
-- Set Zero Flag
43
                  if holdAccOut = "000000000" then
44
                       zeroFlag <= '1';</pre>
45
                  else
46
                       zeroFlag <= '0';</pre>
                  end if;
48
                   -- Set Positive Flag
49
                  if holdAccOut(7) = '0' then
                       posFlag <= '1';</pre>
51
                  else
52
                       posFlag <= '0';</pre>
53
                  end if;
55
                   -- Set Output
56
                  accOut <= holdAccOut;</pre>
57
              end if;
58
         end process;
59
60
    end;
```

A.2 Arithmetic Logical Unit - VHDL

```
library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
   entity arithmetic_logic_unit is
        port(
6
            -- Control Input --
            alu0p
                       : in std_logic_vector(1 downto 0);
            -- Data Input --
            memOut
                       : in std_logic_vector(7 downto 0);
10
            accOut
                       : in std_logic_vector(7 downto 0);
11
            -- Data Output
                       : out std_logic_vector(7 downto 0)
            aluOut
13
        );
14
   end arithmetic_logic_unit;
15
16
   architecture rtl of arithmetic_logic_unit is
17
   begin
18
19
        -- Set output based on aluOp
20
        with aluOp select aluOut <=
21
            std_logic_vector(signed(memOut) + signed(accOut)) when "00",
                                                                               -- ADD
22
            std_logic_vector(signed(memOut) - signed(accOut)) when "01",
                                                                                -- SUB
23
            not (memOut and accOut) when "10",
                                                                                -- NAND
24
                "00000000" when others;
                                                                                -- Not used operation
25
26
   end;
27
```

A.3 Control Unit - VHDL

```
library ieee;
   use ieee.std_logic_1164.all;
   entity control_unit is
        port(
            -- Control Input --
6
            clk
                          : in std_logic;
            reset
                         : in std_logic;
            inEnter
                          : in std_logic;
            posFlag
                         : in std_logic;
10
                          : in std_logic;
            zeroFlag
11
            -- Data Input --
13
            opCode
                          : in std_logic_vector(2 downto 0);
14
                          : in std_logic_vector(4 downto 0);
            irOut
15
16
            -- Program Counter Output --
17
                          : out std_logic_vector(1 downto 0);
            pcSel
18
            pcLoad
                          : out std_logic;
19
            adrSel
                          : out std_logic;
20
21
            -- Instruction Register Output --
22
            irLoad
                          : out std_logic;
23
24
            -- Accumulator Output --
25
            accSel
                          : out std_logic_vector(1 downto 0);
26
            accLoad
                          : out std_logic;
27
28
            -- Arithmetic Logic Unit Output --
29
            alu0p
                          : out std_logic_vector(1 downto 0);
30
31
            -- Memory Output --
32
            memWrite
                        : out std_logic;
34
            -- Generic Output --
35
            outputEnable : out std_logic;
36
            ledWait
                         : out std_logic
37
        );
38
   end control_unit;
39
41
    -- Control Flow
42
```

```
44
    -- 1. state
                     <- nextState on clock</pre>
45
       2. output
                       <- based on state
46
        3.
                          repeat 1 & 2
47
       x. nextState <- when input gets changed
49
50
51
    architecture rtl of control_unit is
52
        type state_type is (
53
            RESET_STATE,
                                               -- Reset CPU
54
            CTRL_LOAD_IR,
                                               -- New Instruction from IR
56
57
            MEM_STORE,
                                               -- Write Memory
58
            ACC_MEM,
                                               -- Acc load Memory
59
60
            ACC_ALU_ADD,
                                               -- Acc load ALU with ALU-Add Operation
61
                                               -- Acc load ALU with ALU-Sub Operation
            ACC_ALU_SUB,
            ACC_ALU_NAND,
                                               -- Acc load ALU with ALU-Nand Operation
63
64
                                               -- Acc load key_in when inEnter is set
65
            ACC_inEnter,
66
            JUMP_PC_MEM,
                                               -- PC Jump to Address in Memory
67
68
            NOP_PC,
                                               -- Update PC
            NOP_OUT,
                                               -- Enable Output while not inEnter
70
            NOP_MEM,
                                               -- Update MEM
71
            NOP_IR
                                               -- Update IR
72
73
   );
        signal state
                              : state_type := RESET_STATE;
74
        signal nextState
                              : state_type := RESET_STATE;
75
76
77
   begin
        CLOCK_PROCESS : process(clk, reset)
78
79
        begin
            if reset = '1' then
80
                 state <= RESET_STATE;</pre>
81
            elsif rising_edge(clk) then
82
                 state <= nextState;</pre>
            end if;
84
        end process;
85
86
        -- This process updates the next state based on the incoming signals
87
88
```

```
INPUT_STATE_PROCESS : process(state, inEnter, opCode, irOut, zeroFlag, posFlag)
89
         begin
90
              nextState <= state;</pre>
                                         -- prevents inferred latches,
91
                                         -- because nextState needs to be set even if
92
                                         -- the following case is going to set it
94
              case (state) is
95
                  -- On reset pc is set to address 0x00 so no nop_pc is needed
97
                  when RESET_STATE =>
98
                       nextState <= NOP_MEM;</pre>
99
100
                  -- Next State depends on inputs
101
                  when CTRL_LOAD_IR =>
102
                       -- Going through opCodes
103
                       case (opCode) is
104
                           when "000" =>
                                                  -- LOAD
105
                                nextState <= ACC_MEM;</pre>
106
                           when "001" =>
107
                               nextState <= MEM_STORE;</pre>
108
                           when "010" =>
                                                  -- ADD
109
                                nextState <= ACC_ALU_ADD;</pre>
110
                           when "011" =>
                                                  -- SUB
111
                                nextState <= ACC_ALU_SUB;</pre>
112
113
                           when "100" =>
                                                                    -- NAND, IN, OUT
                                -- Depends on irOut data
115
                                if irOut = "OOOOO" then
                                                                    -- IN
116
                                    nextState <= ACC_inEnter;</pre>
117
                                elsif irOut = "00001" then
118
                                                                     -- OUT
                                    nextState <= NOP_OUT;</pre>
119
                                                                    -- NAND
                                else
120
                                    nextState <= ACC_ALU_NAND;</pre>
                                end if;
122
123
                           when "101" =>
                                                  -- JUMP ZERO
124
                                if zeroFlag = '1' then
125
                                    nextState <= JUMP_PC_MEM;</pre>
126
                                else
127
                                    nextState <= NOP_PC;</pre>
                                end if;
129
                           when "110" =>
                                                 -- JUMP POSITIVE
130
                                if posFlag = '1' then
131
                                    nextState <= JUMP_PC_MEM;</pre>
132
                                else
133
```

```
nextState <= NOP_PC;</pre>
134
                                 end if;
135
                            when others =>
                                                   -- JUMP ALWAYS
136
                                 nextState <= JUMP_PC_MEM;</pre>
137
138
                       end case;
139
                   when ACC_inEnter | NOP_OUT =>
140
                        if inEnter = '1' then
141
                            nextState <= NOP_PC;</pre>
142
143
                            nextState <= state;</pre>
144
                        end if;
145
146
                   when NOP_PC =>
147
                       nextState <= NOP_MEM;</pre>
148
                   -- JUMP_PC_MEM skips NOP_PC and NOP_MEM
149
                   when JUMP_PC_MEM | NOP_MEM =>
150
                       nextState <= NOP_IR;</pre>
151
                   when NOP_IR =>
152
                       nextState <= CTRL_LOAD_IR;</pre>
153
154
                   -- Next State is always NOP_PC
155
                   when others =>
156
                       nextState <= NOP_PC;</pre>
157
158
              end case;
159
         end process;
160
161
          -- This process sets the output based on the current state
162
163
         STATE_OUTPUT_PROCESS : process(state)
164
         begin
165
              case (state) is
166
                   when RESET_STATE =>
                                                    -- Reset CPU
167
                        -- PC
168
                                       <= "10";
                       pcSel
169
                       pcLoad
                                       <= '1';
170
                       adrSel
                                       <= '0';
171
                       -- IR
172
                                       <= 'O';
                       irLoad
                        -- ACC
174
                       accSel
                                       <= "00";
175
                       accLoad
                                       <= '0';
176
                        -- ALU
177
                       alu0p
                                       <= "00";
178
```

```
-- MEM
179
                       {\tt memWrite}
                                      <= '0';
180
                        -- GEN
181
                        outputEnable <= '0';</pre>
182
                        ledWait
                                       <= '0';
183
184
                   when CTRL_LOAD_IR =>
                                                    -- New Instruction from IR
185
                       -- PC
186
                                       <= "00";
                       pcSel
187
                                       <= 'O';
                       pcLoad
188
                       adrSel
                                       <= '1';
189
                        -- IR
190
                                       <= '0';
                        irLoad
191
                        -- ACC
192
                       accSel
                                       <= "00";
193
                        accLoad
                                       <= '0';
194
                        -- ALU
195
                       alu0p
                                       <= "00";
196
                        -- MEM
197
                       memWrite
                                       <= '0';
198
                        -- GEN
199
                        outputEnable <= '0';</pre>
200
                        ledWait
                                       <= '0';
201
202
                   when MEM_STORE =>
                                                    -- Write Memory In
203
                       -- PC
204
                       pcSel
                                       <= "00";
205
                                       <= '0';
                       pcLoad
206
                       adrSel
                                       <= '1';
207
                        -- IR
208
                                       <= '0';
                        irLoad
209
                        -- ACC
210
                        accSel
                                       <= "ZZ";
211
                        accLoad
                                       <= '0';
212
                        -- ALU
213
                                       <= "00";
                       alu0p
214
                        -- MEM
215
                       memWrite
                                       <= '1';
216
                        -- GEN
217
                        outputEnable <= '0';</pre>
218
                        ledWait
                                       <= '0';
219
220
                   when ACC_MEM =>
                                                    -- Acc load Memory
221
                        -- PC
222
223
                       pcSel
                                       <= "00";
```

```
<= '0';
                       pcLoad
224
                                      <= '0';
225
                       adrSel
                       -- IR
226
                                      <= '0';
                       irLoad
227
                       -- ACC
228
                       accSel
                                      <= "01";
229
                       accLoad
                                      <= '1';
230
                       -- ALU
231
                                      <= "00";
                       alu0p
232
                       -- MEM
233
                       memWrite
                                      <= '0';
234
                       -- GEN
235
                       outputEnable <= '0';</pre>
236
                       ledWait
                                      <= '0';
237
238
                   when ACC_ALU_ADD =>
                                                   -- Acc load ALU with ALU-Add Operation
239
                       -- PC
240
                       pcSel
                                      <= "00";
241
                                      <= ,0,;
                       pcLoad
242
                       adrSel
                                      <= '0';
243
                       -- IR
244
                       irLoad
                                      <= '0';
245
                       -- ACC
246
                                      <= "00";
                       accSel
247
                       accLoad
                                      <= '1';
248
                       -- ALU
249
                                      <= "00";
                       alu0p
250
                       -- MEM
251
                       memWrite
                                      <= '0';
252
                       -- GEN
253
                       outputEnable <= '0';</pre>
254
                       ledWait
                                      <= '0';
255
256
                   when ACC_ALU_SUB =>
                                                   -- Acc load ALU with ALU-Sub Operation
257
                       -- PC
258
                                      <= "00";
                       pcSel
259
                                      <= '0';
                       pcLoad
260
                       adrSel
                                      <= '0';
261
                       -- IR
262
                                      <= '0';
                       irLoad
263
                       -- ACC
264
                       accSel
                                      <= "00";
265
                       accLoad
                                      <= '1';
266
                       -- ALU
267
                       alu0p
                                      <= "01";
268
```

```
-- MEM
269
270
                       {\tt memWrite}
                                      <= '0';
                        -- GEN
271
                       outputEnable <= '0';</pre>
272
                       ledWait
                                      <= '0';
273
274
                   when ACC_ALU_NAND =>
                                                   -- Acc load ALU with ALU-Nand Operation
275
                       -- PC
276
                                      <= "00";
                       pcSel
277
                                      <= '0';
                       pcLoad
278
                                      <= '0';
                       adrSel
279
                       -- IR
280
                                      <= '0';
                       irLoad
281
                       -- ACC
282
                       accSel
                                      <= "00";
283
                       accLoad
                                      <= '1';
284
                       -- ALU
285
                       alu0p
                                       <= "10";
286
                        -- MEM
287
                       memWrite
                                      <= '0';
288
                        -- GEN
289
                       outputEnable <= '0';</pre>
290
                       ledWait
                                      <= '0';
291
292
                   when ACC_inEnter =>
                                                  -- Acc load key_in when inEnter
293
                       -- PC
294
                                      <= "00";
                       pcSel
295
                       pcLoad
                                      <= '0';
296
                       adrSel
                                      <= '0';
297
                       -- IR
298
                                      <= '0';
                       irLoad
299
                       -- ACC
300
                                      <= "10";
                       accSel
301
                       accLoad
                                      <= '1';
302
                        -- ALU
303
                                       <= "00";
                       alu0p
304
                        -- MEM
305
                       memWrite
                                      <= '0';
306
                        -- GEN
307
                       outputEnable <= '0';</pre>
308
                       ledWait
                                       <= '1';
309
310
                   when JUMP_PC_MEM =>
                                                   -- PC Jump to Address
311
                       -- PC
312
313
                       pcSel
                                      <= "01";
```

```
<= '1';
                       pcLoad
314
315
                       adrSel
                                       <= '1';
                        -- IR
316
                                       <= '0';
                       irLoad
317
                        -- ACC
318
                                       <= "00";
                       accSel
319
                       accLoad
                                       <= '0';
320
                        -- ALU
321
                                       <= "00";
                       alu0p
322
                        -- MEM
323
                       memWrite
                                       <= '0';
324
                        -- GEN
325
                       outputEnable <= '0';</pre>
326
                       ledWait
                                       <= '0';
327
328
                   when NOP_PC =>
                                                    -- Update PC
329
                       -- PC
330
                       pcSel
                                       <= "00";
331
                                       <= '1';
                       pcLoad
332
                       adrSel
                                       <= '0';
333
                       -- IR
334
                       irLoad
                                       <= '0';
335
                       -- ACC
336
                                       <= "00";
                       accSel
337
                                       <= '0';
                       accLoad
338
                       -- ALU
339
                                       <= "00";
                       alu0p
340
                       -- MEM
341
                       memWrite
                                       <= '0';
342
                        -- GEN
343
                       outputEnable <= '0';</pre>
344
                       ledWait
                                       <= '0';
345
346
                   when NOP_OUT =>
                                                    -- Enable Output
347
                        -- PC
348
                                       <= "00";
                       pcSel
349
                                       <= '0';
                       pcLoad
350
                       adrSel
                                       <= '0';
351
                       -- IR
352
                                       <= '0';
                       irLoad
353
                        -- ACC
354
                       accSel
                                       <= "00";
355
                       accLoad
                                       <= '0';
356
                        -- ALU
357
                       alu0p
                                       <= "00";
358
```

```
-- MEM
359
360
                        {\tt memWrite}
                                       <= '0';
                        -- GEN
361
                        -- GEN
362
                        outputEnable <= '1';</pre>
363
                        ledWait
                                       <= '1';
364
365
                   when NOP_MEM =>
                                                     -- Update MEM
366
                        -- PC
367
                                       <= "00";
                        pcSel
368
                                       <= '0';
                        pcLoad
369
                        adrSel
                                       <= '0';
370
                        -- IR
371
                                       <= ,0,;
                        irLoad
372
                        -- ACC
373
                                       <= "00";
                        accSel
374
                        accLoad
                                       <= '0';
375
                        -- ALU
376
                                       <= "00";
                        alu0p
377
                        -- MEM
378
                        memWrite
                                       <= '0';
379
                        -- GEN
380
                        outputEnable <= '0';</pre>
381
                        ledWait
                                       <= '0';
382
383
                                                    -- Update IR (NOP_IR)
384
                   when others =>
                        -- PC
385
                        pcSel
                                       <= "00";
386
                                       <= '0';
                        pcLoad
387
                        adrSel
                                       <= '0';
388
                        -- IR
389
                        irLoad
                                       <= '1';
390
                        -- ACC
391
                                       <= "00";
                        accSel
392
                        accLoad
                                       <= '0';
393
                        -- ALU
394
                                       <= "00";
                        alu0p
395
                        -- MEM
396
                        memWrite
                                       <= '0';
397
                        -- GEN
398
                        outputEnable <= '0';</pre>
399
                        ledWait
                                       <= '0';
400
              end case;
401
402
          end process;
```

403

404 end;

VHDL Design Seite xiii

A.4 Instruction Register - VHDL

```
library ieee;
   use ieee.std_logic_1164.all;
    entity instruction_register is
        port(
            clk
                    : in std_logic;
            irLoad : in std_logic;
            memOut : in std_logic_vector(7 downto 0);
            opCode : out std_logic_vector(2 downto 0);
            irOut : out std_logic_vector(4 downto 0)
10
        );
11
    end instruction_register;
13
    architecture rtl of instruction_register is
14
   begin
15
16
        -- Simple memory signal splitter. On clock signal set op_code and ir_out
17
        -- (memory address) from memory output
        CLK_PROCESS : process(clk)
20
        begin
21
            if rising_edge(clk) then
22
                if irLoad = '1' then
23
                     opCode <= memOut(7 downto 5);</pre>
24
                     irOut <= memOut(4 downto 0);</pre>
25
                end if;
26
            end if;
27
        end process;
28
29
   end;
```

A.5 Memory Unit - VHDL

```
library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
   entity memory_unit is
        port(
6
            -- Control Input --
            clk
                          : in std_logic;
            reset
                           : in std_logic;
            memWrite
                          : in std_logic;
10
            -- Data Input --
11
            address
                          : in std_logic_vector(4 downto 0);
            accOut
                          : in std_logic_vector(7 downto 0);
13
            -- Data Output
14
            memOut
                          : out std_logic_vector(7 downto 0)
15
        );
16
    end memory_unit;
17
18
   architecture rtl of memory_unit is
19
        type ram_type is array (31 downto 0) of std_logic_vector(7 downto 0);
20
21
        signal ram
22
                             : ram_type;
23
        -- holds output address until next clk
24
        signal readAddress : std_logic_vector(4 downto 0);
25
26
   begin
27
        RAM_PROCESS : process(clk, reset)
28
        begin
29
            if reset = '1' then
                -- Default Code
31
32
                -- Some Values
                ram(31) <= "00000110";
                                              -- Value: 0x06
34
                ram(30) <= "00000101";
                                              -- Value: 0x05
35
                ram(29) <= "00000100";
                                              -- Value: 0x04
36
                ram(28) <= "00000011";
                                              -- Value: 0x03
37
                ram(27) <= "00000010";
                                              -- Value: 0x02
38
                ram(26) <= "00000001";
                                              -- Value: 0x01
39
                ram(25) <= "00000000";
                                              -- Value: 0x00
41
                -- Default Program (Instruction Testing)
42
43
```

```
Ins / Addr
44
                ram(00) \le "000" \& "11001"; -- ACC <- 0x00
45
                ram(01) <= "100" & "00000"; -- ACC <- IN
46
                ram(02) <= "001" & "11000"; -- MEM(24) <- ACC
47
                ram(03) <= "100" & "00000"; -- ACC <- IN
                ram(04) <= "001" & "10111"; -- MEM(23) <- ACC
49
                -- ADD
50
                ram(05) <= "010" & "11000"; -- ACC <- ACC + MEM(24)
                ram(06) <= "100" & "00001"; -- OUT <- ACC
52
53
                ram(07) <= "000" & "11000"; -- ACC <- MEM(24)
                ram(08) <= "011" & "10111"; -- ACC <- ACC - MEM(23)
                ram(09) <= "100" & "00001"; -- OUT <- ACC
56
                 -- NAND
57
                ram(10) <= "000" & "11000"; -- ACC <- MEM(24)
58
                ram(11) <= "100" & "10111"; -- ACC <- ACC nand MEM(23)
59
                ram(12) <= "100" & "00001"; -- OUT <- ACC
60
                 -- JPos
61
                ram(13) <= "000" & "11111"; -- ACC <- MEM(31)
62
                ram(14) <= "110" & "10010"; -- PC <- 18
63
                 -- JZ
64
                ram(18) <= "000" & "11001"; -- ACC <- MEM(25)
65
                ram(19) <= "101" & "10000"; -- PC <- 16
66
                 -- Jump
67
                ram(15) <= "100" & "00001"; -- OUT <- ACC
68
                ram(16) <= "111" & "00000"; -- PC <- 00
70
            elsif rising_edge(clk) then
71
                -- Write data to memory
72
                if memWrite = '1' then
73
                     ram(to_integer(unsigned(address))) <= accOut;</pre>
74
                end if;
75
                 -- Store output adress
                readAddress <= address;</pre>
77
            end if;
78
        end process;
80
        -- Set output (updates on RAM_PROCESS through readAddress signal)
81
       memOut <= ram(to_integer(unsigned(readAddress)));</pre>
82
```

end;

A.6 Program Counter - VHDL

```
library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
    entity program_counter is
        port(
6
            -- Control Input --
            clk
                        : in std_logic;
            pcLoad
                        : in std_logic;
                        : in std_logic_vector(1 downto 0);
            pcSel
10
            adrSel
                        : in std_logic;
11
            -- Data Input --
                        : in std_logic_vector(4 downto 0);
13
            -- Data Output --
14
                        : out std_logic_vector(4 downto 0)
            address
15
        );
16
    end program_counter;
17
18
    architecture rtl of program_counter is
19
20
        -- internal pc address
21
        signal holdAddress : std_logic_vector(4 downto 0);
22
23
    begin
24
        PC_PROCESS : process(clk)
25
        begin
26
            if rising_edge(clk) then
27
                if pcLoad = '1' then
28
                     if pcSel = "00" then
                                                   -- increment counter
29
                         holdAddress <= std_logic_vector(unsigned(holdAddress) + 1);</pre>
30
                     elsif pcSel = "01" then
                                                   -- set counter to new address from IR
31
                         holdAddress <= irOut;</pre>
32
                     else
                                                   -- reset counter
                         holdAddress <= "00000";
34
                     end if;
35
36
                end if;
            end if;
37
        end process;
38
39
        -- Set output based on adrSel
        with adrSel select address <=
41
            holdAddress when '0',
                                              -- PC address
42
                                              -- IR address
            irOut when others;
43
```

44

45 end;

A.7 CPU - VHDL

```
library ieee;
   use ieee.std_logic_1164.all;
   use work.all;
   entity cpu is
        port(
6
            clk
                              : in std_logic;
                                                                    -- Clock input
                              : in std_logic;
                                                                    -- Reset input
            reset
            inEnter
                              : in std_logic;
                                                                    -- Enter key
10
                              : in std_logic_vector(7 downto 0); -- Value input
            keyIn
11
12
            ledWait
                              : out std_logic;
                                                                    -- Wait for enter
13
            ledOut
                              : out std_logic_vector(7 downto 0); -- Value output
14
15
                                                                    -- Reset indicator
            resetOut
                              : out std_logic;
16
            clkOut
                                                                    -- Clock indicator
                              : out std_logic
17
        );
18
   end cpu;
19
20
   architecture rtl of cpu is
21
        -- Data Wires
22
        signal address : std_logic_vector(4 downto 0);
                                                                -- PC to MEM
23
        signal memOut : std_logic_vector(7 downto 0);
                                                               -- MEM to IR, ALU & ACC
24
        signal accOut : std_logic_vector(7 downto 0);
                                                               -- ACC to MEM, ALU & OUT_LEDS
25
        signal opCode : std_logic_vector(2 downto 0);
                                                                -- IR to CTRL
26
        signal irOut : std_logic_vector(4 downto 0);
                                                                -- IR to CTRL & PC
27
        signal aluOut : std_logic_vector(7 downto 0);
                                                                -- ALU to ACC
28
29
        -- Control Wires
        signal pcSel : std_logic_vector(1 downto 0);
                                                                -- PC input address selection
31
        signal pcLoad : std_logic;
                                                                -- PC enable
32
        signal adrSel : std_logic;
                                                                -- PC output address selection
34
        signal irLoad : std_logic;
                                                                -- IR enable
35
36
        signal accSel
                        : std_logic_vector(1 downto 0);
                                                                -- ACC input data selection
37
                                                                -- ACC enable
        signal accLoad : std_logic;
38
        signal posFlag : std_logic;
                                                                -- ACC data is positive flag
39
        signal zeroFlag : std_logic;
                                                                -- ACC data is zero flag
41
        signal aluOp : std_logic_vector(1 downto 0);
                                                               -- ALU operation selection
42
        signal memWrite : std_logic;
                                                                -- MEM write enable
43
```

```
signal outputEnable : std_logic;
                                                                  -- LED output enable
44
45
   begin
46
47
        -- The following commands connecting the signals, inputs & outputs between
        -- all single components of the cpu
49
50
        CTRL : control_unit port map(clk, reset, inEnter, posFlag, zeroFlag, opCode,
                                        irOut, pcSel, pcLoad, adrSel, irLoad, accSel,
52
                                        accLoad, aluOp, memWrite, outputEnable, ledWait);
53
             : memory_unit port map(clk, reset, memWrite, address, accOut, memOut);
        MEM
54
             : arithmetic_logic_unit port map(aluOp, memOut, accOut, aluOut);
        ALU
             : accumulator port map(clk, accLoad, accSel, keyIn, memOut, aluOut,
56
                                      accOut, posFlag, zeroFlag);
57
              : instruction_register port map(clk, irLoad, memOut, opCode, irOut);
        IR
58
              : program_counter port map(clk, pcLoad, pcSel, adrSel, irOut, address);
        PC
59
60
        -- Setting the value output if output is enabled
61
        ledOut(0) <= accOut(0) and outputEnable;</pre>
63
        ledOut(1) <= accOut(1) and outputEnable;</pre>
64
        ledOut(2) <= accOut(2) and outputEnable;</pre>
65
        ledOut(3) <= accOut(3) and outputEnable;</pre>
66
67
        ledOut(4) <= accOut(4) and outputEnable;</pre>
68
        ledOut(5) <= accOut(5) and outputEnable;</pre>
        ledOut(6) <= accOut(6) and outputEnable;</pre>
70
        ledOut(7) <= accOut(7) and outputEnable;</pre>
71
72
        -- Setting the clock and reset indicators (added for debugging)
73
74
        resetOut <= reset;
75
        clkOut <= clk;</pre>
76
77
   end;
78
```