

## Complete Computer Description

Lecture 15

Complete Computer Description start SC ← 0, IEN ← 0, R ← 0 (Instruction Cycle) =0 =1 (Interrupt Cycle)  $RT_0$ R'To  $AR \leftarrow 0$ ,  $TR \leftarrow PC$ AR ← PC R'T₁ RT<sub>1</sub> IR ← M[AR], PC ← PC + 1  $M[AR] \leftarrow TR, PC \leftarrow 0$ R'T2  $AR \leftarrow IR(0\sim11), I \leftarrow IR(15)$  $PC \leftarrow PC + 1, IEN \leftarrow 0$ D<sub>0</sub>...D<sub>7</sub> ← Decode IR(12 ~ 14)  $R \leftarrow 0. SC \leftarrow 0$ (Register or I/O) =1 =0 (Memory Ref) D (I/O) = 1=0 (Register) (Indir) =1 =0 (Dir) DyIT3 . D<sub>7</sub>l'T<sub>3</sub> D7'IT3 D7'I'T3  $AR \leftarrow M[AR]$ Execute Idle Execute RR 1/0 apperie Instruction Instruction D7'T4 Execute MR Instruction

```
Fetch
                          R'T0:
                                                AR ← PC
                          R'T1:
                                                IR \leftarrow M[AR], PC \leftarrow PC + 1
                          R'T2:
                                                D0, ..., D7 \leftarrow Decode IR(12 \sim 14), AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)
Decode
                                                AR \leftarrow M[AR]
                          D7'IT3:
Indirect
Interrupt:
                                                R \leftarrow 1
T0'T1'T2'(IEN)(FGI + FGO):
                                                AR \leftarrow 0, TR \leftarrow PC
                           RT0:
                                                M[AR] \leftarrow TR, PC \leftarrow 0
                           RT1:
                                                PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
                           RT2:
Memory-Reference:
  AND
                           D0T4:
                                                DR \leftarrow M[AR]
                          D0T5:
                                                AC \leftarrow AC \cdot DR, SC \leftarrow 0
  ADD
                          D1T4:
                                                DR \leftarrow M[AR]
                                                AC \leftarrow AC + DR, E \leftarrow Cout, SC \leftarrow 0
                          D1T5:
   LDA
                          D2T4:
                                                \square R \leftarrow M[AR]
                                                AC \leftarrow DR, SC \leftarrow 0
                          D2T5:
   STA
                                                M[AR] \leftarrow AC, SC \leftarrow 0
                          D3T4:
                                                PC \leftarrow AR, SC \leftarrow 0
   BUN
                          D4T4:
                                                M[AR] \leftarrow PC, AR \leftarrow AR + 1
   BSA
                          D5T4:
                                                PC \leftarrow AR, SC \leftarrow 0
                          D5T5:
                                                DR \leftarrow M[AR]
   ISZ
                          D6T4:
                                                DR \leftarrow DR + 1
                           D6T5:
                                                M[AR] \leftarrow DR, if (DR=0) then (PC \leftarrow PC + 1), SC \leftarrow 0
                           D6T6:
```


```
Register-Reference:
                   D71'T3 = r
                                  (Common to all register-reference instructions)
                   IR(i) = Bi
                                  (i = 0,1,2,...,11)
                                  SC ← 0
                       r:
  CLA
                   rB11:
                                  AC ← 0
  CLE
                                  E \leftarrow 0
                   rB10:
                                  AC ← AC'
  CMA
                    rB9:
  CME
                    rB8:
                                  E ← E'
                    rB7:
  CIR
                                  AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)
  CIL
                    rB6:
                                  AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)
  INC
                    rB5:
                                  AC ← AC + 1
                                  If(AC(15) =0) then (PC \leftarrow PC + 1)
  SPA
                    rB4:
                    rB3:
                                  If(AC(15) =1) then (PC \leftarrow PC + 1)
  SNA
                                  If(AC = 0) then (PC \leftarrow PC + 1)
  SZA
                    rB2:
                                  If(E=0) then (PC \leftarrow PC + 1)
  SZE
                    rB1:
  HLT
                                  S ← 0
                    rB0:
Input-Output:
                   D7IT3 = p
                                  (Common to all input-output instructions)
                                  (i = 6,7,8,9,10,11)
                   IR(i) = Bi
                                  SC ← 0
                       p:
  INP
                   pB11:
                                  AC(0-7) \leftarrow INPR, FGI \leftarrow 0
                                  OUTR \leftarrow AC(0-7), FGO \leftarrow 0
  OUT
                   pB10:
                                  If(FGI=1) then (PC ← PC + 1)
  SKI
                    pB9:
                                  If(FGO=1) then (PC ← PC + 1)
  SKO
                    pB8:
                                  IEN ← 1
  ION
                    pB7:
  IOF
                    pB6:
                                  IEN ← 0
```

## Design of Basic Computer

- 1. A memory unit: 4096 x 16.
- 2. Registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC. and SC,4
- 3. Flip-Flops (Status): I, S, E, R, IEN, FGI, and FGO orghy indired start trained wrongs input input start to the start to the start of the start
- 4. Decoders:
  - 1. a 3x8 Opcode decoder
  - 2. a 4x16 timing decoder
- 5. Common bus: 16 bits
- 6. Control logic gates
- 7. Adder and Logic circuit: Connected to AC


gring of control wing

- The control logic gates are used to control:
  - Inputs of the nine registers
  - Read and Write inputs of memory
  - Set, Clear, or Complement inputs of the flops
  - S2, S1, S0 that select a register for the t
  - AC Adder and Logic circuit




- Control of registers and memory
  - The control inputs of the registers are LD (load), INR (increment), and CLR (clear)
  - To control AR We scan table 5-6 to find out all the statements that change the content c AR:
    - R'T0:  $AR \leftarrow PC$  LD(AR)
    - R'T2:  $AR \leftarrow IR(0-11)$  LD(AR)
    - D'7IT3:  $AR \leftarrow M[AR]$  LD(AR)
    - RT0:  $AR \leftarrow 0$  CLR(AR)
    - D5T4: AR ← AR + 1 INR(AR)

## **COMMON BUS SYSTEM**




## **Control Gates associated with AR**




- To control the Read input of the memory we scan the table again to get these:
  - D<sub>0</sub>T<sub>4</sub>: DR ← M[AR]
  - D<sub>1</sub>T<sub>4</sub>: DR ← M[AR]
  - D<sub>2</sub>T<sub>4</sub>: DR ← M[AR]
  - D<sub>6</sub>T<sub>4</sub>: DR ← M[AR]
  - $D_7'IT_3: AR \leftarrow M[AR]$
  - R'T₁: IR ← M[AR]
- $\rightarrow$  Read = R'T<sub>1</sub> + D<sub>7</sub>'IT<sub>3</sub> + (D<sub>0</sub> + D<sub>1</sub> + D<sub>2</sub> + D<sub>6</sub>)T<sub>4</sub>

- Control of Single Flip-flops (IEN for example)
  - pB7: IEN ← 1 (I/O Instruction)
  - pB6: IEN ← 0 (I/O Instruction)
  - RT2: IEN ← 0 (Interrupt)
    - where p = D7IT3 (Input/Output Instruction)
  - If we use a JK flip-flop for IEN, the control gate logic will be as shown in the following slide:



 Control of Common bus is accomplished by placing an encoder at the inputs of the bus selection logic and implementing the logic for each encoder input



 To select AR on the bus then x<sub>1</sub> must be 1. This is happen when:

D<sub>4</sub>T<sub>4</sub>: PC ← AR

D<sub>5</sub>T<sub>5</sub>: PC ← AR

• 
$$\Rightarrow$$
  $x_1 = D_4T_4 + D_5T_5$ 

<b>x2</b>	x3	<b>x4</b>	х5	x6	<b>x</b> 7	S2	S1	S0	selected register
0	0	0	0	0	0	0	0	0	none
0	0	0	0	0	0	0	0	1	AR
1	0	0	0	0	0	0	1	0	PC
0	1	0	0	0	0	0	1	1	DR
0	0	1	0	0	0	1	0	0	AC
0	0	0	1	0	0	1	0	1	IR
0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	1	1	1	1	Memory
	0	0 0	0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0	0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1	0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0	0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0