




Complete Computer Description

Lecture 15

Complete Computer Description



Fetch	R'T0:	$AR \leftarrow PC$
	R'T1:	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	R'T2:	$D0, \dots, D7 \leftarrow \text{Decode } IR(12 \sim 14), AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)$
Indirect	D7'IT3:	$AR \leftarrow M[AR]$

Interrupt:

T0'T1'T2'(IEN)(FGI + FGO):	$R \leftarrow 1$
RT0:	$AR \leftarrow 0, TR \leftarrow PC$
RT1:	$M[AR] \leftarrow TR, PC \leftarrow 0$
RT2:	$PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$

Memory-Reference:

AND	D0T4:	$DR \leftarrow M[AR]$
	D0T5:	$AC \leftarrow AC \cdot DR, SC \leftarrow 0$
ADD	D1T4:	$DR \leftarrow M[AR]$
	D1T5:	$AC \leftarrow AC + DR, E \leftarrow \text{Cout}, SC \leftarrow 0$
LDA	D2T4:	$DR \leftarrow M[AR]$
	D2T5:	$AC \leftarrow DR, SC \leftarrow 0$
STA	D3T4:	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	D4T4:	$PC \leftarrow AR, SC \leftarrow 0$
BSA	D5T4:	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	D5T5:	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	D6T4:	$DR \leftarrow M[AR]$
	D6T5:	$DR \leftarrow DR + 1$
	D6T6:	$M[AR] \leftarrow DR, \text{ if } (DR=0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$

Register-Reference:

D7I'T3 = r

IR(i) = Bi

r:

CLA

rB11:

CLE

rB10:

CMA

rB9:

CME

rB8:

CIR

rB7:

CIL

rB6:

INC

rB5:

SPA

rB4:

SNA

rB3:

SZA

rB2:

SZE

rB1:

HLT

rB0:

(Common to all register-reference instructions)

(i = 0,1,2, ..., 11)

SC \leftarrow 0

AC \leftarrow 0

E \leftarrow 0

AC \leftarrow AC'

E \leftarrow E'

AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)

AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)

AC \leftarrow AC + 1

If(AC(15) = 0) then (PC \leftarrow PC + 1)

If(AC(15) = 1) then (PC \leftarrow PC + 1)

If(AC = 0) then (PC \leftarrow PC + 1)

If(E = 0) then (PC \leftarrow PC + 1)

S \leftarrow 0

Input-Output:

D7IT3 = p

IR(i) = Bi

p:

INP

pB11:

OUT

pB10:

SKI

pB9:

SKO

pB8:

ION

pB7:

IOF

pB6:

(Common to all input-output instructions)

(i = 6,7,8,9,10,11)

SC \leftarrow 0

AC(0-7) \leftarrow INPR, FGI \leftarrow 0

OUTR \leftarrow AC(0-7), FGO \leftarrow 0

If(FGI = 1) then (PC \leftarrow PC + 1)

If(FGO = 1) then (PC \leftarrow PC + 1)

IEN \leftarrow 1


IEN \leftarrow 0

Design of Basic Computer

1. A memory unit: 4096 x 16.
2. Registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC
Handwritten annotations: AR (12), PC (12), DR (16), AC (16), IR (16), TR (16), OUTR (8), INPR (8), SC (4)
3. Flip-Flops (Status): I, S, E, R, IEN, FGI, and FGO
Handwritten annotations: I (output ff), S (indirect ff), E (start stop ff), R (extended ff), IEN (interrupt ff), FGI (interrupt enable ff), FGO (input ff)
4. Decoders:
 1. a 3x8 Opcode decoder
 2. a 4x16 timing decoder
5. Common bus: 16 bits
6. Control logic gates
7. Adder and Logic circuit: Connected to AC

timing & control everything


- The control logic gates are used to control:
 - Inputs of the nine registers
 - Read and Write inputs of memory
 - Set, Clear, or Complement inputs of the flops
 - S2, S1, S0 that select a register for the k
 - AC Adder and Logic circuit




- Control of registers and memory
 - The control inputs of the registers are LD (load), INR (increment), and CLR (clear)
 - To control AR We scan table 5-6 to find out all the statements that change the content of AR:

- R'T0: $AR \leftarrow PC$ LD(AR)
- R'T2: $AR \leftarrow IR(0-11)$ LD(AR)
- D'7IT3: $AR \leftarrow M[AR]$ LD(AR)
- RT0: $AR \leftarrow 0$ CLR(AR)
- D5T4: $AR \leftarrow AR + 1$ INR(AR)

COMMON BUS SYSTEM





Control Gates associated with AR




R'T0:	$AR \leftarrow PC$	LD(AR)
R'T2:	$AR \leftarrow IR(0-11)$	LD(AR)
D'7IT3:	$AR \leftarrow M[AR]$	LD(AR)
RT0:	$AR \leftarrow 0$	CLR(AR)
D5T4:	$AR \leftarrow AR + 1$	INR(AR)

- To control the Read input of the memory we scan the table again to get these:
 - $D_0T_4: DR \leftarrow M[AR]$
 - $D_1T_4: DR \leftarrow M[AR]$
 - $D_2T_4: DR \leftarrow M[AR]$
 - $D_6T_4: DR \leftarrow M[AR]$
 - $D_7'IT_3: AR \leftarrow M[AR]$
 - $R'T_1: IR \leftarrow M[AR]$
- $\rightarrow \text{Read} = R'T_1 + D_7'IT_3 + (D_0 + D_1 + D_2 + D_6)T_4$

- Control of Single Flip-flops (IEN for example)
 - **pB7: $IEN \leftarrow 1$ (I/O Instruction)**
 - **pB6: $IEN \leftarrow 0$ (I/O Instruction)** 
 - **RT2: $IEN \leftarrow 0$ (Interrupt)**
 - **where $p = D7IT3$ (Input/Output Instruction)**
 - If we use a JK flip-flop for IEN, the control gate logic will be as shown in the following slide:



- Control of Common bus is accomplished by placing an encoder at the inputs of the bus selection logic and implementing the logic for each encoder input



- To select AR on the bus then x_1 must be 1. This is happen when:
 - $D_4T_4: PC \leftarrow AR$
 - $D_5T_5: PC \leftarrow AR$
- $\Rightarrow X_1 = D_4T_4 + D_5T_5$

x1	x2	x3	x4	x5	x6	x7	s2	s1	s0	selected register
0	0	0	0	0	0	0	0	0	0	none
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory