Advanced Computer Architecture: Lab 0 Report

Due on September 23rd at 11:59am

Name: **Zhenghong Yu**

 ${\it Mailbox: } {\bf yuzhh1@shanghaitech.edu.cn}$

Student ID: 2020533156

Contents

Realize LR and SC in simulator	3
Requirement of LR and SC	3
Premise	3
Details	3
Idea	3
Implementation	4
Realize CAS in lab0.c	10
Requirement of CAS	10
Details	10
Idea	10
Implementation	10
Result	12
Verification	12

Realize LR and SC in simulator

Requirement of LR and SC

Premise

The content below based on the "A" Standard Extention for Atomic Instructions, Version 2.1 which is the newest version on the wiki.riscv.org.

Details

- · LR and SC are both 32-bits instructions with opcode 0x2F, funct5 (which means the last 5 bits number of the instruction) is 0x3 for 8 bytes data and 0x2 for 4 bytes data. Additionally, we dont need to consider aligned data, number limitation between LR and SC.
- · LR loads a data from the address in rs1, places the **sign-extended** value in rd, and registers **a reservation set**—a set of bytes that subsumes the bytes in the addressed word.
- · SC conditionally writes a data in rs2 to the address in rs1: the SC succeeds only if the reservation is still **valid** and the reservation set contains the bytes being written. If the SC succeeds, the instruction writes the data in rs2 to memory, and it writes **zero** to rd. If the SC fails, the instruction does **not** write to memory, and it writes a **nonzero** value to rd. Regardless of success or failure, executing an SC instruction invalidates **any** reservation held by this hart.
- · An SC can only **pair with** the **most recent** LR in program order. An SC may succeed only if **no store** from another hart to the reservation set can be observed to have occurred between the LR and the SC, and if there is **no other** SC between the LR and itself in program order. An SC may succeed only if no write from a device other than a hart to the bytes accessed by the LR instruction can be observed to have occurred between the LR and SC. Note this LR might have had a different effective address and data size, but reserved the SC's address as part of the reservation set.
- · The SC must **fail** if the address is not within the reservation set of the **most recent** LR in program order. The SC must **fail** if a store to the reservation set from another hart can be observed to occur between the LR and SC. The SC must **fail** if a write from some other device to the bytes accessed by the LR can be observed to occur between the LR and SC. An SC must **fail** if there is another SC (to any address) between the LR and the SC in program order.
- \cdot The failure code with value 1 is reserved to encode an unspecified failure. Other failure codes are reserved at this time, and portable software should only assume the failure code will be non-zero.
- · To other access memory operations (**Load** or **Store**), we only concern about store instruction which access to these addresses that have been already reserved, remove these addresses from the reservation set.

Idea

- · I use **registry_addr** to record the first address, **registry_whe** to record whether the reservation set is still valid, **registry_num** to record the length of the reservation set. These is declared in the *Simulator.h.*
- · I almost ues the datapath of Load instruction and Store instruction, as they have the same hazard

which can handle samely.

 \cdot Specially, despite the instruction fetch and datapath set, I handle the most important part (reserve and check) in the classmemoryAccess, which I think it might be more easier to be realize on hardware.

Implementation

New variable or modification statement in Simulator.h

```
1
2
        namespace RISCV
3
4
             . . . . . .
            enum Inst
5
6
7
                              /* add encode lr.w instruction as 54 */
8
                LRW = 54,
                LRD = 55, /* add encode lr.d instruction as 55 */
9
                SCW = 56, \qquad /* \ add \ encode \ sc.w \ instruction \ as \ 56 \ */
10
                 SCD = 57,
                             /* add encode sc.d instruction as 57 */
11
12
             };
13
14
15
             /* add LR SC instruction with opcode 0X2F */
             const int OP\_CAS = 0x2F;
16
17
             inline bool isReadMem(Inst inst)
18
19
                 /* As LR and SC both need memory access and write back to
20
                    reg, so we need to handle with harzard in pipline */
21
                 if (\ldots | | inst = LRW | | inst = LRD
22
23
                     | |  inst =  SCW | |  inst =  SCD)
24
25
                     return true;
26
27
                 return false;
28
        }
29
30
        class Simulator
31
32
33
        public:
34
            . . . . . .
35
        private:
36
             . . . . . .
37
             struct EReg
38
39
                 . . . . . .
```

New variable or modification statement in Simulator.cpp

```
1
        . . . . . .
2
        namespace RISCV
3
4
            . . . . . .
           const char *INSTNAME[]{ /* add instruction name */
                ....., "lrw", "lrd", "scw", "scd"};
6
7
        }
8
9
        void Simulator::decode()
10
11
            if (this->fReg.len == 4) // 32 bit instruction
12
13
14
                 . . . . . .
                switch (opcode)
15
16
17
                     case OP_CAS: /* add OP_CAS handler */
18
19
                         /* read data in reg[rs1] which store the address */
20
21
                         op1 = this \rightarrow reg[rs1];
                         /* read data in reg[rs2] which is no mean in LR,
22
23
                              store the old_value in SC */
24
                         op2 = this \rightarrow reg[rs1];
25
                         reg1 = rs1;
26
                         reg2 = rs2;
27
                         dest = rd; /* The reg which should be write back */
28
29
                         /* Get the funct5 */
30
                         uint32\_t temp = (inst >> 27) & 0x1F;
31
                         switch (temp)
32
33
                         case 0x2: /* LR instruction */
34
                             if (funct3 == 3) /* LR.D instruction */
35
                                  instname = "lrd";
36
37
                                  insttype = LRD;
38
39
                              else if (funct3 == 2) /* LR.W instruction */
40
```

```
instname = "lrw";
41
                                   instype = LRW;
42
                              }
43
44
                              else
45
                              {
                                   this->panic ("Unknown 32 bit funct3
46
                                       0x\%x \setminus n", funct3);
47
48
                              break;
49
                                       /* SC instruction */
50
                          case 0x3:
                              if (funct3 == 3) /* SC.D instruction */
51
52
                                   instname = "scd";
53
                                   insttype = SCD;
54
                              }
55
56
                              else if (funct3 == 2) /* SC.W instruction */
57
58
                                   instname = "scw";
59
                                   instype = SCW;
60
                              }
                              else
61
62
                                   this->panic("Unknown 32 bit funct3
63
64
                                       0x\%x \setminus n", funct3);
65
                              }
                              break;
66
67
                          default:
68
                              this->panic ("Unknown 32 bit funct5
69
                                   0x\%x \ n", temp);
70
                          }
71
                     }
72
                      . . . . . .
73
                 }
74
             }
75
76
        }
77
        void Simulator::excecute()
78
79
80
             bool _cas = false; /* To identify whether it is a LR or SC */
81
82
83
             switch (inst)
84
85
                 . . . . . .
                 case LRW: /* Datapath of LR.W instruction */
86
87
                     readMem = true;
                     writeReg = true;
88
                     memLen = 4;
89
```

```
90
                      out = op1;
91
                      readSignExt = true;
                      cas = true;
92
93
                      break;
                  case LRD:
                              /* Datapath of LR.D instruction */
94
95
                      readMem = true;
96
                      writeReg = true;
97
                      memLen = 8;
98
                      out = op1;
                      readSignExt = true;
99
100
                      cas = true;
101
                      break;
102
                  case SCW:
                              /* Datapath of SC.W instruction */
103
                      writeReg = true;
                      writeMem = true;
104
105
                      memLen = 4;
106
                      out = op1;
107
                      _{cas} = true;
108
                      op2 = op2 \& 0xFFFFFFF;
109
                      break;
                              /* Datapath of SC.D instruction */
110
                  case SCD:
111
                      writeReg = true;
                      writeMem = true;
112
113
                      memLen = 8;
114
                      out = op1;
                      op2 = op2 \& 0xFFFFFFF;
115
116
                      _{\text{cas}} = \text{true};
117
                      break;
118
                  . . . . . .
             }
119
120
121
             /* Pass the information to the next stage */
122
             this \rightarrow eRegNew._cas = _cas;
123
         }
124
         void Simulator::memoryAccess()
125
126
         {
127
128
             bool _cas = this->eReg._cas;
129
              . . . . . .
130
             if (writeMem)
131
                  switch (memLen)
132
133
134
                  case 1:
135
                      good = this->memory->setByte(out, op2, &cycles);
136
                      if ((out >= this->registry_addr) && (out <=
137
                           (this->registry_addr + this->registry_num)))
                           /* If there is any byte write to the reservation set */
138
```

```
139
                          this->registry_whe = false;
                     }
140
                     break;
141
142
                 case 2:
                     good = this->memory->setShort(out, op2, &cycles);
143
144
                      for (uint32 \ t \ i = 0; \ i < 2; \ i++)
145
                     {
                          if (((out + i) >= this \rightarrow registry\_addr) \&\& ((out + i)
146
                              <= (this->registry_addr + this->registry_num)))
147
148
                              /* Any byte write to the reservation set */
149
                              this—>registry_whe = false;
150
151
152
                     break;
                 case 4:
153
154
                     if (_cas)
155
                         /* If this is SC instruction */
156
                          if (this->registry_whe && (this->registry_addr
                              == out) && (this->registry_num == 4))
157
158
                              /* Reservation set is valid
                                   the first address same
159
160
                                   the access length same */
                              good = this->memory->setInt(out, op2, &cycles);
161
162
                              out = 0;
                          }
163
                          else
164
165
                              /* If failed return code 1 */
                          {
166
                              out = 1;
167
168
                          /* SC eliminate all reservation */
                          this—>registry_whe = false;
169
170
                     }
                     else
171
172
                          /* If not, do basic store operation */
                          for (uint32_t i = 0; i < 4; i++)
173
174
                          \{ /* For all bytes */
175
                              if (((out + i) >= this->registry_addr) &&
                                   ((out + i) <= (this->registry_addr +
176
177
                                   this->registry_num)))
                                  /* Any access to the bytes */
178
                                   this—>registry_whe = false;
179
                              }
180
181
182
                          good = this->memory->setInt(out, op2, &cycles);
183
                     }
184
                     break;
185
                 case 8:
186
                     if (_cas)
187
```

```
188
                          if (this->registry_whe && (this->registry_addr
189
                               = out) && (this->registry num = 8))
                               /* Reservation set is valid
190
                                   the\ first\ address\ same
191
                                   the access length same */
192
193
                               good = this->memory->setLong(out, op2, &cycles);
194
                               out = 0;
195
                          }
                          else
196
197
                          {
198
                               out = 1;
199
200
                          tthis—>registry_whe = false;
201
                      }
                      else
202
203
                      {
204
                          for (uint32 \ t \ i = 0; \ i < 8; \ i++)
205
206
                               if (((out + i) >= this->registry_addr)
207
                                   && ((out + i) <= (this->registry_addr
208
                                   + this->registry_num)))
209
210
                                   this->registry_whe = false;
211
                               }
212
                          }
                          good = this->memory->setLong(out, op2, &cycles);
213
214
                      }
215
                 }
216
             }
217
218
             if (readMem)
219
                 /* Handle with LR instruction */
                 switch (memLen)
220
221
                  {
222
                      . . . . . .
223
                  case 4:
                      if (readSignExt)
224
225
226
                          if (_cas)
                          { /* LR.W instruction */
227
228
                               this->registry_whe = true; /* Valid */
229
                               this->registry_addr = out; /* Store */
230
                               this->registry_num = 4; /* Length */
231
                          }
232
                          out = (int64_t)this->memory->getInt(out, &cycles);
233
                      }
234
                      . . . . . .
235
                  case 8:
                      if (readSignExt)
236
```

```
{
237
238
                            if (_cas)
                                /* LR.W instruction */
239
                                 this—>registry whe = true;
240
                                 this->registry addr = out;
241
242
                                 this->registry_num = 8;
243
                            out = (int64 t) this -> memory-> getInt(out, &cycles);
244
245
                       }
246
                        . . . . . .
247
248
                   }
249
250
251
```

Realize CAS in lab0.c

Requirement of CAS

Details

- · Input of function is three variables: address which we want to store, old value that we think it should be, new value that we want to store in the address.
- · We first load the value from the address, compare to the old value, if they are same (means until now, this address is not modified), store the new value into it and return code 1(true), if they are not same (means it has already been modified), stop store and return code 0(false).
- \cdot To make sure the CAS operation would not been interrupted, we must use $\mathbf{L}\mathbf{R}$ instruction to load and $\mathbf{S}\mathbf{C}$ instruction to store, in order to make sure the content of the perticular address would not be modified while doing CAS operation. If $\mathbf{S}\mathbf{C}$ failed, just try again until success.

Idea

· I use inline assembler to make sure that it will use LR and SC instruction. Also use keyword ___volatile__ to make sure that the assembler will not optimize my code.

Implementation

```
int CAS(long *dest, long new_value, long old_value)
{
    int ret = 0;

    // TODO: write your code here
    __asm__ __volatile__(
        "retry: lr.w %0, %[output2]\n" /* Load value of addr */
```

```
8
                     bne
                            \%0, \%[input1], fail \n" /* Compare and check */
                           %0, %[input2], %[output2]\n" /* Store new value */
9
                     sc.w
                     bnez
                            \%0, retry\n" /* Whether atom operation success */
10
                            \%[output1], 1\n" /* Return code 1 */ success\n" /* Go on following */
                     1 i
11
12
                     j
                            %[output1], 0 \ n" /* Return code 0 */
            "fail: li
13
            "success: \n"
14
            : [output1] "=&r"(ret), [output2] "+A"(*dest)
15
            : [input1] "rJ"(old_value), [input2] "rJ"(new_value)
16
            : "memory");
17
18
19
        return ret;
20
```

Result

I compile lab0.c and run it, the following result is correct(some debug output, just ignore it), the first circulation should be failed, the second circulation should be success and store new value into the address.

```
ubuntu@VM-4-7-ubuntu:~/RISCV-Simulator/build$ ./Simulator ../riscv-elf/lab0.riscv
Dst address is: 71608
CAS FAIL
Dst address is: 71608
CAS SUCCESS
211
Program exit from an exit() system call
----- STATISTICS -----
Number of Instructions: 418
Number of Cycles: 625
Avg Cycles per Instrcution: 1.4952
Branch Perdiction Accuacy: 0.5000 (Strategy: Always Not Taken)
Number of Control Hazards: 65
Number of Data Hazards: 209
Number of Memory Hazards: 20
ubuntu@VM-4-7-ubuntu:~/RISCV-Simulator/build$
```

Verification

I check the whole process and write some simple other test to my implementation, I believe it is right.