# Advanced Computer Architecture: Lab 1 Report

Due on Octobor 18th at 11:59am

Name: Zhenghong Yu

Mailbox: yuzhh1@shanghaitech.edu.cn

Student ID: 2020533156

# Contents

	0.1	Preknowledge	3
1	Tas	k1	3
	1.1	Requirement of Exclusive Cache	3
	1.2	Analysis of Inclusive Cache Implementation	
	1.3	Implementation of Exclusive Cache	
	1.4	Different Write Policy	9
	1.5	Correctness	0
		1.5.1 Program Result Correctness	.0
		1.5.2 Cache Correctness	
	1.6	Efficacy	.1
2	Tas	$oldsymbol{\mathrm{k}2}$	2
	2.1	SDBP	2
	2.2	Implementation	
	2.3	Correctness	
	2.4	Efficacy and Comparation	
		2.4.1 quicksort.c	
		2.4.2 ackermann.c	
		2.4.3 matrixmulti.c	
	2.5		

# 0.1 Preknowledge

The task1 is implemented in the branch Task1, the task2 is implemented in the branch Task2.

# 1 Task1

# 1.1 Requirement of Exclusive Cache

Data only has one copy in the cache, different level of cache do not have intersection data.

# 1.2 Analysis of Inclusive Cache Implementation

The simulation has already provided a inclusive cache implementation. The author use nested recursion to realize it. Cache::getByte() is used to load the data of the current level cache, if success, read and return the value directly, if not, enter Cache::loadBlockFromLowerLevel() to get the target block from a lower cache, find a victim block and replaced it. Cache::setByte() first confirm whether the writing data is in the current level cache, if yes, modified it and return. If not, first use Cache::loadBlockFromLowerLevel() to load the data to the L1 cache, then modified it.

It is a complex implementation since the author tried to realize many functions in a same function interface, which means a smaller change might cause the whole program crash, and actually it is a very dirty work to follow his structure to implement a exclusive cache. So I'll state some new functions while reuse as much his codes as possible.

# 1.3 Implementation of Exclusive Cache

The most important question of a exclusive cache is how to keep the data only one copy in all level of cache. And in my opinion,

First, each time we read a data from memory, we only read it to the L1 cache.

Second, each time we read a data from L2/L3 cache to L1 cache, we will invalid the old data of the L2/L3 cache.

Since each time we will replaced the block when we want to evited a data, the exclusive property is still kept, we don not need to worry about that. Here is a basic thought:

- Read a byte.
  - If L1 hit, just read
  - If L1 miss, read a byte from the L2 cache.
    - \* If L2 hit, return it to L1 cache and invalid the cache line
    - \* If L2 miss, read a byte from the L3 cache and directly return
      - · If L3 hit, return it to L1 cache and invalid the cache line
      - · If L3 miss, read a byte from memory and return directly
- L1 cache evict a block

find a replacement block and write it to L2 cache

- If L2 cache evict a block
- find a replacement block and write it to L3 cache
  - \* If L3 cache evict a block
  - \* Write it to memory if it is modified
- Write a byte

- If L1 hit
  - \* If write through, write it to block and memory
  - \* If write back, write it to block and mark it as modified
- If L1 miss, load the block from lower cache
  - \* If write through, write it to block and memory
  - \* If write back, write it to block and mark it as modified

Following is my code implementation, to give it a brief look, I'll write a small mind map before listing all the code.

#### • Cache::getByte in Cache.cpp

- If hit, read the byte and return
- If miss, call loadBlockFromLowerLevelExclusive to get the data to the L1 cache
- Find a block to be replaced
- Evict it and call writeBlockToLowerLevelExclusive if it is valid
- Read the byte and return

```
uint8_t Cache::getByte(uint32_t addr, uint32_t *cycles)
1
2
   {
     this->referenceCounter++;
                                     /* add reference */
3
                                     /* add read num */
     this -> statistics.numRead++;
4
 5
     /* If in cache, read it directly */
6
     int blockId:
 7
     if ((blockId = this \rightarrow getBlockId(addr)) != -1)
8
9
10
       uint32_t offset = this->getOffset(addr);
       this -> statistics.numHit++;
11
12
       this->statistics.totalCycles += this->policy.hitLatency;
13
       this->blocks[blockId].lastReference = this->referenceCounter;
14
       if (cycles)
15
          *cycles = this->policy.hitLatency;
       return this->blocks[blockId].data[offset];
16
     }
17
18
     /* If miss, read it from lower cache */
19
20
     this->statistics.numMiss++; /* add miss number */
     /* add miss lantency */
21
22
     this -> statistics.totalCycles += this -> policy.missLatency;
23
24
     /* Set the vector to store the data read from lower cache */
     std::vector<uint8 t> tmp(this->policy.blockSize);
25
26
     this->loadBlockFromLowerLevelExclusive(addr, tmp, cycles);
     /* After this step, the data should be in the L1 level */
27
28
     /* Get block to be replaced */
29
     Block b;
30
```

```
31
     b. valid = true;
32
     b.modified = false;
     b.tag = this \rightarrow getTag(addr);
33
34
     b.id = this \rightarrow getId(addr);
     b.size = this->policy.blockSize;
35
36
     b.data = std :: vector < uint8  t > (b. size);
     b.data = tmp;
37
38
      /* Find a replaced block */
39
      uint32 t id = this->getId(addr);
40
      uint32_t blockIdBegin = id * this->policy.associativity;
41
     uint32 t blockIdEnd = (id + 1) * this->policy.associativity;
42
      uint32 t replaceId = this->getReplacementBlockId(blockIdBegin, blockIdEnd);
43
     Block replaceBlock = this->blocks[replaceId];
44
      if (this->writeBack && replaceBlock.valid && replaceBlock.modified)
45
      { /* Write it back to memory */
46
        this->writeBlockToLowerLevelExclusive(addr, replaceBlock);
47
        this->statistics.totalCycles += this->policy.missLatency;
48
49
      this -> blocks [replaceId] = b;
50
51
52
      /* The block is in top level cache now, return directly */
     if ((blockId = this \rightarrow getBlockId(addr)) != -1)
53
54
        uint32 t offset = this->getOffset(addr);
55
        this->blocks[blockId].lastReference = this->referenceCounter;
56
        return this->blocks[blockId].data[offset];
57
     }
58
      else
59
60
        fprintf(stderr, "Error: data not in top level cache!\n");
61
62
        \operatorname{exit}(-1);
63
64
```

# • Cache::setByte in Cache.cpp

- If hit, write the data
   if write through, write to memory
- If miss, call loadBlockFromLowerLevelExclusive to get the data to the L1 cache
- Find a block to be replaced
- Evict it and call writeBlockToLowerLevelExclusive if it is valid
- Write the byte, write to memory if it is writethrough

```
void Cache::setByte(uint32_t addr, uint8_t val, uint32_t *cycles)

this->referenceCounter++;  /* add reference */
this->statistics.numWrite++;  /* add write num */
```

```
5
     /* If in cache, write to it directly */
6
7
     int blockId;
8
     if ((blockId = this \rightarrow getBlockId(addr)) != -1)
9
10
        uint32_t offset = this->getOffset(addr);
        this -> statistics.numHit++;
11
        this->statistics.totalCycles += this->policy.hitLatency;
12
        this->blocks[blockId].modified = true;
13
        this->blocks[blockId].lastReference = this->referenceCounter;
14
        this->blocks[blockId].data[offset] = val;
15
        if (!this->writeBack)
16
            /* If write through, write to memory */
17
18
          this -> memory -> setByteNoCache (addr, val);
          this->statistics.totalCycles += this->policy.missLatency;
19
20
        if (cycles)
21
22
          *cycles = this->policy.hitLatency;
23
        return;
24
     }
25
26
     /* Else, load the data from cache */
27
     this -> statistics.numMiss++;
28
     this->statistics.totalCycles += this->policy.missLatency;
29
30
     if (this->writeAllocate)
31
     {
        /* If miss, call Exclusive function to get the data */
32
        std::vector<uint8_t> tmp(this->policy.blockSize);
33
        this->loadBlockFromLowerLevelExclusive(addr, tmp, cycles);
34
35
        /* Now we have the data at L1 */
36
        /* Get block to be replaced */
37
        Block b;
38
        b. valid = true;
39
        b. modified = false;
40
        b.tag = this \rightarrow getTag(addr);
        b.id = this \rightarrow getId(addr);
41
42
        b. size = this->policy.blockSize;
43
        b.data = std :: vector < uint8_t > (b.size);
44
        b.data = tmp;
45
        /* Find replace block */
46
        uint32 t id = this->getId(addr);
47
48
        uint32_t blockIdBegin = id * this->policy.associativity;
        uint32_t blockIdEnd = (id + 1) * this->policy.associativity;
49
50
        uint32_t replaceId = this->getReplacementBlockId(blockIdBegin, blockIdEnd);
        Block replaceBlock = this->blocks[replaceId];
51
52
        if (this->writeBack && replaceBlock.valid && replaceBlock.modified)
53
        { /* write back to memory */
```

```
this->writeBlockToLowerLevelExclusive(addr, replaceBlock);
54
55
          this->statistics.totalCycles += this->policy.missLatency;
56
57
        this -> blocks [replaceId] = b;
58
59
        if ((blockId = this \rightarrow getBlockId(addr)) != -1)
60
61
          uint32_t offset = this->getOffset(addr);
62
          this -> blocks [blockId]. modified = true;
63
          this->blocks[blockId].lastReference = this->referenceCounter;
64
          this -> blocks [blockId]. data [offset] = val;
65
          if (!this->writeBack)
66
67
             this->memory->setByteNoCache(addr, val);
68
69
             this->statistics.totalCycles += this->policy.missLatency;
          }
70
71
          return;
72
        }
73
        else
74
75
          fprintf(stderr, "Error: data not in top level cache!\n");
           \operatorname{exit}(-1);
76
77
      }
78
79
      else
80
      {
        if (this->lowerCache == nullptr)
81
82
83
          this->memory->setByteNoCache(addr, val);
84
85
        else
86
87
          this->lowerCache->setByte(addr, val);
88
89
      }
90
```

#### • Cache::loadBlockFromLowerLevelExclusive in Cache.cpp

- If the cache hit, return the data, mark it invalid
- If miss, call loadBlockFromLowerLevelExclusive to get the data from a lower cache and directly return it

```
void Cache::loadBlockFromLowerLevelExclusive(uint32_t addr,
std::vector<uint8_t>&a, uint32_t *cycles = nullptr)
{
    if (this->lowerCache == nullptr)
        { /* Read directly from memory */
```

```
6
        uint32_t bits = this->log2i(this->policy.blockSize);
7
        uint32 \ t \ mask = \sim ((1 << bits) - 1);
8
        uint32_t blockAddrBegin = addr & mask;
9
        for (uint32_t i = blockAddrBegin; i < blockAddrBegin
       + this->policy.blockSize; ++i)
10
11
          a[i - blockAddrBegin] = this->memory->getByteNoCache(i);
12
13
        if (cycles)
14
          *cycles = 100;
15
     }
16
     else
17
     { /* Read from low level cache */
18
19
        this->lowerCache->statistics.numRead++; /* add read num */
20
        int blockId;
21
        if ((blockId = this->lowerCache->getBlockId(addr)) != -1)
22
            /* If hit, return data directly */
          uint32_t offset = this->lowerCache->getOffset(addr);
23
          this->lowerCache->statistics.numHit++;
24
25
          this->lowerCache->statistics.totalCycles
26
         += this->lowerCache->policy.hitLatency;
27
          this->lowerCache->blocks[blockId].lastReference =
28
          this -> lowerCache -> referenceCounter;
29
          if (cycles)
            *cycles = this->lowerCache->policy.hitLatency;
30
          a = this->lowerCache->blocks[blockId].data;
31
          this->lowerCache->blocks[blockId].valid = false;
32
        }
33
34
        else
            /* If miss, find in lowercance */
35
          this->lowerCache->statistics.numMiss++;
36
37
          this->lowerCache->statistics.totalCycles
         += this->lowerCache->policy.missLatency;
38
39
          this -> lowerCache -> loadBlockFromLowerLevelExclusive (addr, a, cycles);
40
     }
41
   }
42
```

#### • Cache::writeBlockToLowerLevelExclusive in Cache.cpp

- Find a victim cache block
- If not full, directly write
- Else, call writeBlockToLowerLevelExclusive

```
6
        for (uint32_t i = 0; i < b.size; ++i)
 7
 8
          this -> memory -> setByteNoCache(addrBegin + i, b.data[i]);
 9
     }
10
11
     else
12
     {
13
        int blockId;
        if ((blockId = this->lowerCache->getBlockId(addr)) != -1)
14
15
          fprintf(stderr, "-error=
16
17
        Block tmp;
18
19
        tmp.valid = b.valid;
20
        tmp.modified = b.modified;
21
        tmp.tag = this->lowerCache->getTag(addr);
22
        tmp.id = this->lowerCache->getId(addr);
23
        tmp.size = this->lowerCache->policy.blockSize;
24
        tmp.data = std::vector<uint8_t>(tmp.size);
25
        tmp.data = b.data;
26
27
        uint32_t id = this->lowerCache->getId(addr);
28
        uint32_t blockIdBegin = id * this->lowerCache->policy.associativity;
29
        uint32_t blockIdEnd = (id + 1) * this->lowerCache->policy.associativity;
30
        uint32 t replaceId =
        this->lowerCache->getReplacementBlockId(blockIdBegin, blockIdEnd);
31
32
        Block replaceBlock = this->lowerCache->blocks[replaceId];
        if (this->writeBack && replaceBlock.valid &&
33
            replaceBlock.modified)
34
35
        { /* write back to memory */
36
          this -> lowerCache -> writeBlockToLowerLevelExclusive(addr, replaceBlock);
37
          this->lowerCache->statistics.totalCycles +=
38
          this->lowerCache->policy.missLatency;
39
        }
40
        this->lowerCache->blocks[replaceId] = tmp;
41
42
     }
43
```

# 1.4 Different Write Policy

Since the author of the simulatior has already realize two write policy, write back and write through, which is decided at the initialization of **Cache::Cache**. If it is write back, give the parameter of the write back to be **true**, if it is write through, give the parameter of the write through to be **false**.

Here is the declaretion in **MainCPU.cpp** which initialize the cache.

```
l3Cache = new Cache(&memory, l3Policy, nullptr, 0);
l2Cache = new Cache(&memory, l2Policy, l3Cache, 0);
l1Cache = new Cache(&memory, l1Policy, l2Cache, 0);
```

The implementation of write back/through is already showed before, here is a brief introduction, each time when the cpu want to write a data, it will try to find it in the cache, if hit, the write back will modified it, set it as modified and write back it to memory at other time, the write through will both modified it and it copy in the memory. If miss, cpu will get the data from memory to the L1 and do the same thing.

#### 1.5 Correctness

# 1.5.1 Program Result Correctness

This section I prove that this implementation of exclusive cache will not cause program mistake, take **quick-sort.c** in test file as the example

#### Write back:

#### Write through:

```
e uburtQMM-47-uburtur-/RISCV-Simulator/build$ ./Simulator ./riscv-elf/quicksort.riscv
Prev A: 5 3 5 6 7 1 3 6 1
Prev A: 5 3 5 6 7 1 3 6 1
Prev B: 108 99 98 07 96 99 40 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 72 65 27 42 32 22 120 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Sorted B: 1 2 3 4 5 6 7 8 9 18 11 12 13 16 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 87 99 88 18 28 38 84 58 68 78 88 89 99 192 93 94 95 96 97 98 99 100
Program exit from an exit() system call
Instructions: 109340
Number of Foctors: 169340
Avg Cycles per Instruction: 1.4849
Franch Perdiction Accuse(y 6.4925 (Strategy: Always Not Taken)
Number of Control Hazards: 7315
Number of Control Hazards: 7315
Number of Control Hazards: 7325
Number of Memory Hazards: 29293
```

As showed before, the implementation is correct.

#### 1.5.2 Cache Correctness

To check whether the exclusive cache is implemented correctly, I add some code when there is a evit and replace happens.

As follows, I will check whether all other level of cache has the same copy of this block, if yes it will output error. To get a large test, I use /cache-trace/1.trace which has almost 10000 write and read opertion to test it. And here is the terminal output.

We can see there is no error ouput, which proves that my cache implementation is correct.

# 1.6 Efficacy

In this section, I propose a question of the original implementation of inclusive cache, the author read and write byte each time when visit cache, which will cause a situation, that if I want to visit an int data, the first byte of data will miss and the cache will get the block from the memory, then the remaining three bytes will get cache hit. It is odd because we should treat a cache line as a whole instead of as many bytes. The directly result is as follows,

It is a kind of ridiculousness. As I only put 10 read/write in **1.trace**, there is nearly 630 hit in lower cache! This is my implementation as I treat a whole cache line as a whole, the result is,

which the all cache hit in author's implementation is a cache miss at my implementation. In a word, due to the wrong implementation of the author's statistics of cache access, compare efficacy with his result is a meaningless thing.

# 2 Task2

### 2.1 SDBP

We get a sampler tag array, predictor table to help realize SBDP.

The sampler tag array is interested in, for example, 32 cache sets in LLC, has 12 entries. Each entry has 15-bit partial tags, 15-bit partial PCs, one prediction bit, one valid bit, and four bits to maintain LRU position information.

The predictoe table has three arrays to trace confidence, each is indexed by a hash value of blocks' signature. Each time when we have a access to the LLC(a L2 cache miss)

- If the block is not sampled, just do what it should do.
- If the block is sampled, take it's tag and the pc to the sampler
  - If has already stored, add the pc to the signature, get a truncated sum
  - If not, use LRU to replace a block, set the signature and the tag

At the same time,

- Take the tag and the PC to the predictor tables and get a confidence, compare with the threshold.
  - If larger, the block is dead and will firstly replaced at next replacement.
  - If not, nothing happens.

Each time when we evit a block from L3 cache, which means this block is dead,

- If the block is not sampled, just do what it should do.
- If the block is sampled, take it's tag and the pc to the sampler
  - If has already stored, hash it's signature to the predictor tables, add the counter by one
  - If not, just do what it should do

# 2.2 Implementation

The following is new declared variables or functions to help realize SDBP.

```
struct SamplerEntry
1
2
3
     uint32_t tag;
                        /* Partial tag */
                        /* Partial Signature */
     uint64 t trace;
4
                        /* Valid bit */
     bool valid;
5
     uint32_t used;
                        /* Refence to LRU*/
6
   } samplerEntry;
7
8
9
   std::vector<SamplerEntry> sampler(12); /* Entries */
   uint32_t lastRefence = 0;
                                              /* Global refence */
10
11
   /* This function is used to use LRU in entries array */
12
13
   uint32_t getReplacementEntry(void)
14
15
     for (int i = 0; i < 12; i++)
16
17
       if (sampler[i].valid = false)
18
19
          return i;
20
21
     }
22
23
     uint32\_t min = sampler [0]. used;
24
     uint8\_t num = 0;
25
     for (int i = 0; i < 12; i++)
26
27
        if (sampler[i].used < min)</pre>
28
29
         min = sampler[i].used;
30
         num = i;
31
        }
32
33
     return num;
34
35
   /* This function is used to check whether a block
36
37
       has already stored in entries table */
38
   int32_t getEntryId(uint32_t tag)
39
     for (int i = 0; i < 12; i++)
40
41
       if (sampler[i].tag == tag)
42
43
44
          return i;
45
46
```

```
47
     return -1;
48
49
50
   /* Entries to get confidence by hash from three table */
   int32 t getConfidence(uint64 t pc, uint32 t tag)
51
52
     uint8 t conf1 = sample table1[pc + tag];
53
     uint8_t conf2 = sample_table2[pc & tag];
54
     uint8_t conf3 = sample_table3[pc ^ tag];
55
     return (conf1 + conf2 + conf3);
56
57
```

The following are functions which changed.

Cache::Cache add new initialization.

```
Cache::Cache(MemoryManager *manager, Policy policy, Cache *lowerCache,
1
2
        bool writeBack, bool writeAllocate)
3
4
     if (this->lowerCache == nullptr)
5
6
7
        for (int i = 0; i < 12; i++)
8
9
          sampler[i].valid = false;
10
          sampler [i]. trace = 0;
          sampler[i].tag = 0;
11
12
        }
     }
13
14
15
```

#### Cache::getByte

```
uint8_t Cache::getByte(uint32_t addr, uint32_t *cycles, uint64_t pc)
2
3
        if ((blockId = this \rightarrow getBlockId(addr)) != -1)
4
5
6
7
            if (this->lowerCache == nullptr)
              /* If it is LLC */
8
9
              int32 t tag = getTag(addr);
10
              uint32_t setindex = this->getId(addr);
11
              if ((setindex \% 128) == 0)
12
              { /* If it is sampled */
                int32_t EntryId;
13
                if ((EntryId = getEntryId(tag)) != -1)
14
15
                    /* If in the sampler array */
                  lastRefence++;
16
17
                  sampler [EntryId]. trace += pc;
18
                  sampler [EntryId]. used = lastRefence;
```

```
}
19
20
                 else
                     /* If not in the sampler array */
21
22
                   lastRefence++;
                   EntryId = getReplacementEntry();
23
24
                   sampler [EntryId]. trace = pc;
25
                   sampler [EntryId]. valid = true;
                   sampler [EntryId]. tag = tag;
26
27
                   sampler [EntryId]. used = lastRefence;
28
                 }
              }
29
30
              uint8 t confidence = getConfidence(pc, getTag(addr));
31
32
              if (confidence >= 8)
33
              { /* If larger than the threshold, dead */
34
                 this -> blocks [blockId]. dead = true;
                // printf("A block is dead. \n");
35
36
37
            }
38
39
40
```

#### Cache::setByte

```
void Cache::setByte(uint32_t addr, uint8_t val, uint32_t *cycles, uint64_t pc)
1
2
3
4
        if ((blockId = this \rightarrow getBlockId(addr)) != -1)
5
6
7
            if (this->lowerCache == nullptr)
              /* If it is LLC */
8
9
              int32_t tag = getTag(addr);
10
              uint32_t setindex = this->getId(addr);
              if ((setindex \% 128) == 0)
11
12
              { /* If it is sampled */
                int32 t EntryId;
13
14
                if ((EntryId = getEntryId(tag)) != -1)
                    /* If in the sampler array */
15
16
                  lastRefence++;
17
                  sampler [EntryId]. trace += pc;
18
                  sampler [EntryId]. used = lastRefence;
19
                }
20
                else
21
                    /* If not in the sampler array */
22
                  lastRefence++;
23
                  EntryId = getReplacementEntry();
24
                  sampler [EntryId]. trace = pc;
                  sampler [EntryId]. valid = true;
25
```

```
sampler [EntryId]. tag = tag;
26
27
                   sampler [EntryId]. used = lastRefence;
28
                }
              }
29
30
31
              uint8_t confidence = getConfidence(pc, getTag(addr));
32
              if (confidence >= 8)
              { /* If larger than the threshold, dead */
33
                 this->blocks[blockId].dead = true;
34
                 // printf("A block is dead. \n");
35
36
37
            }
38
39
        }
40
   }
```

We update the replacement policy, since only the last level cache has dead blocks, there is no meaning to specified LLC. If there is dead block, use dead block, otherwise, still LRU policy.

#### Cache::getReplaceBlockId

```
uint32_t Cache::getReplacementBlockId(uint32_t begin,
2
        uint32 t end, uint64 t pc)
3
        /* First check invalid and dead */
4
5
        for (uint32 \ t \ i = begin; \ i < end; ++i)
6
7
            if (!this->blocks[i].valid)
                return i;
8
9
            if (this->blocks[i].dead)
10
11
                return i;
12
13
        }
14
15
        /* Otherwise use LRU */
        uint32\_t resultId = begin;
16
17
        uint32_t min = this->blocks[begin].lastReference;
        for (uint32\_t i = begin; i < end; ++i)
18
19
20
            if (this->blocks[i].lastReference < min)
21
22
              resultId = i;
23
              min = this->blocks[i].lastReference;
24
25
26
        return resultId;
27
```

#### 2.3Correctness

Since the  ${\bf SDBP}$  only change the replacement policy, I just use  ${\bf quicksort.c}$  to test it's correctness.

```
ttagoM-4-7-ubuntur-/RISCV-Simulator/build$ ./Simulator ../riscv-elf/quicksort.riscv

A: 5 3 5 6 7 1 3 5 6 1

ed A: 1 3 3 5 5 5 6 6 7

B: 180 99 98 87 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34

2 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

ed B: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

77 27 37 47 57 67 77 87 78 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

game exit from an exit() system call
```

# 2.4 Efficacy and Comparation

### 2.4.1 quicksort.c

#### $\mathbf{L}\mathbf{R}\mathbf{U}$

### 2.4.2 ackermann.c

### **SDBP**

### LRU

### 2.4.3 matrixmulti.c

#### SDBP

```
Num Read: 4525664
Num Write: 4226496
Num Hit: 8626910
Num Hit: 8626910
Total Cycles: 74213860
Hit rate: 65.683121
LOMER CACHE
STATISTICS
Num Read: 42868000
Num Write: 4194588
Num Hit: 8263284
Num Hit: 8263284
Num Hit: 8263284
Total Cycles: 18475980
Hit rate: 65.961211
STATISTICS
Number of Instructions: 226682
Number of Instructions: 226682
Number of Cycles: 359237
Aug Cycles per Instructions: 1.5492
Branch Perdiction Accuacy: 0.3764 (Strategy: Always Not Taken)
Number of Pontrol Hazards: 48667
Number of Pontrol Hazards: 48667
Number of Pemory Hazards: 113660
```

#### LRU

Since this we can conclude that SDBP can minorly improve cache efficacy.

# 2.5 Some analyze and observations

Since I'v already said the disadvantage of the miss rate calculation method before, the comparesion is a little bit meaningless, but I still observate some thing interesting.

First, SDBP will betterly performed compare with the LRU policy when the L1 and L2 cache is small, this is because there will more accesses to the LLC(since it is a three-level cache).

Also, since the three test grogramms is quite small, the differece between SDBP and LRU is reasonable not significant.

I also tried some other test, and I noticed that SDBP will perform worsely if the whole accesses are random and widely. This is because the sampler tag array has only 12 entries, if I randomly and widely access data, the former entries will be replaced quickly by the later entries. The SDBP will degenerate to LRU policy, but it is not a big problem at normal operating system, since many access are nearly both at space and time. But it will become a problem when there is a situation the page manager has a lot of fragmentations.