Fault Modeling

- Some Definitions
- Why Modeling Faults
- Various Fault Models
- Fault Detection
- Fault Collapsing

Some Real Defects in Chips

- **Processing Faults**
  - missing contact windows
  - parasitic transistors
  - oxide breakdown
- **Material Defects**
  - bulk defects (cracks, crystal imperfections)
  - surface impurities (ion migration)
- **Time-Dependent Failures**
  - dielectric breakdown
  - Electromigration (open, short)
- **Packaging Failures**
  - contact degradation
  - seal leaks

Faults, Errors and Failures

- **Fault: A physical defect within a circuit or a system**
  - **May or may not cause a system failure**
- **Error: Manifestation of a fault that results in incorrect circuit (system) outputs or states**
  - **Caused by faults**
- **Failure: Deviation of a circuit or system from its specified behavior**
  - **Fails to do what it should do**
  - **Caused by an error**
- **Fault ---> Error ---> Failure**

Why Model Faults ?

- **Fault model identifies target faults**
  - **Model faults most likely to occur**
- **Fault model limits the scope of test generation**
  - **Create tests only for the modeled faults**
- **Fault model makes effectiveness measurable by experiments**
  - **Fault coverage can be computed for specific test patterns to reflect its effectiveness**
- **Fault model makes analysis possible**
  - **Associate specific defects with specific test patterns**

Fault Models

- Stuck-At Faults
- Bridging Faults
- Transistor Stuck-On/Open Faults
- Functional Faults
- Memory Faults
- PLA Faults
- Delay Faults
- State Transition Faults

Single Stuck-At Faults



Assumptions:

- Only one line is faulty.
- Faulty line permanently set to 0 or 1.
- Fault can be at an input or output of a gate.

Multiple Stuck-At Faults

- Several stuck-at faults occur at the same time
  - Important in high density circuits
- For a circuit with k lines
  - there are 2k single stuck-at faults
  - there are 3^k-1 multiple stuck-at faults

Why Single Stuck-At Fault Model?

- **Complexity is greatly reduced.**
  Many different physical defects may be modeled by the same logical single stuck-at fault.
- **Single stuck-at fault is technology independent.**
  Can be applied to TTL, ECL, CMOS, etc.
- **Single stuck-at fault is design style independent.**
  Gate Arrays, Standard Cell, Custom VLSI
- **Even when single stuck-at fault does not accurately model some physical defects, the tests derived for logic faults are still valid for most defects.**
- **Single stuck-at tests cover a large percentage of multiple stuck-at faults.**

Bridging Faults

- **Two or more normally distinct points (lines) are shorted together**
  - **Logic effect depends on technology**
  - **Wired-AND for TTL**



  - **Wired-OR for ECL**



  - **CMOS ?**

CMOS Transistor Stuck-ON



- **Transistor stuck-on may cause ambiguous logic level.**
  - **depends on the relative impedances of the pull-up & pull-down networks**
- **When input is low, both P and N transistors are conducting causing increased quiescent current, called IDDQ fault.**

CMOS Transistor Stuck-OPEN



- **Transistor stuck-open may cause output floating.**

CMOS Transistor Stuck-OPEN (Cont.)



- Can turn the circuit into a sequential one
- Stuck-open faults require two-vector tests

Functional Faults

- Fault effects modeled at a higher level than logic for function modules, such as

  Decoders
  Multiplexers
  Adders
  Counters
  RAMs
  ROMs

Functional Faults of Decoder

$f(L_i/L_j)$: Instead of line L_i, Line L_j is selected

$f(L_i/L_i+L_j)$: In addition to L_i, L_j is selected f

$(L_i/0)$: None of the lines are selected



Memory Faults

- **Parametric Faults**
  - Output Levels
  - Power Consumption
  - Noise Margin
  - Data Retention Time
- **Functional Faults**
  - Stuck Faults in Address Register, Data Register, and Address Decoder
  - Cell Stuck Faults
  - Adjacent Cell Coupling Faults
  - Pattern-Sensitive Faults

Memory Faults (Cont.)

- **Pattern-sensitive faults: the presence of a faulty signal depends on the signal values of the nearby points**
  - **Most common in DRAMs**



a=b=0 → d=0
a=b=1 → d=1

- **Adjacent cell coupling faults**
  - **Pattern sensitivity between a pair of cells**

PLA Faults

- Stuck Faults
- Crosspoint Faults
  - Extra/Missing Transistors
- Bridging Faults
- Break Faults

Missing Crosspoint Faults in PLA

- Missing crosspoint in AND-array
  - Growth fault
- Missing crosspoint in OR-array
  - Disappearance fault



Gate-Delay-Fault

- **Slow to rise, slow to fall**
  - $\overline{x}$ **is slow to rise when channel resistance R1 is abnormally high**



Gate-Delay-Fault



- **Disadvantage:**

  Delay faults resulting from the sum of several small incremental delay defects may not be detected.

Path-Delay-Fault

- Propagation delay of the path exceeds the clock interval.
- The number of paths grows exponentially with the number of gates.



Path-Delay-Fault

- Assume clock period = 15ns and good gate delay = 3ns
  Its path delay fault is :
  -- 5 + 3.5 + 4 = 12.5 < 15 → pass
  -- 5 + 3.5 + 4 +5 = 17.5 > 15 → fail



Path Delay Fault

- Two polarity (rising, falling) for each path
- Example:
  - 5 paths (AGI, BDEGI, BDFHI, CDEGI, CDFHI)
  - 10 Delay faults
  - Two-pattern for testing falling case of BDFHI



State Transition Graph

- **Each state transition is associated with a 4-tuple: (source state, input, output, destination state)**



Single State Transition Fault Model

- **A fault causes a single state transition to a wrong destination state.**



Fault Detection

- **A test (vector) *t* detects a fault *f* iff** $z(t) \oplus z_f(t) = 1$
  - ***t* detects *f* <=>** $z_f(t) \neq z(t)$
- **Example**



$z_1 = x_1 x_2$ $\quad$ $z_2 = x_2 x_3$

$z_{1f} = x_1$ $\quad$ $z_{2f} = x_2 x_3$

The test 001 detects *f* because $z_1(001)=0$ while $z_{1f}(001)=1$

Sensitization



z (1011)=0 z_f (1011)=1

1011 detects the fault f (G_2 stuck-at 1)

v/v_f : v = signal value in the fault free circuit

v_f = signal value in the faulty circuit

Sensitization

- A test *t* that detects a fault *f*
  - Activates *f* (or generate a fault effect) by creating different *v* and v_f values at the site of the fault
  - Propagates the error to a primary output *w* by making all the lines along at least one path between the fault site and *w* have different *v* and v_f values
- A line whose value in the test changes in the presence of the fault *f* is said to be sensitized to the fault *f* by the test
- A path composed of sensitized lines is called a sensitized path

Detectability

- **A fault *f* is said to be detectable if there exists a test *t* that detects *f* ; otherwise, *f* is an undetectable fault**
- **For an undetectable fault *f***

$$z_f(x) = z(x)$$

  - **No test can simultaneously activate *f* and create a sensitized path to a primary output**

Undetectable Fault



- G_1 output stuck-at-0 fault is undetectable
  - Undetectable faults do not change the function of the circuit
  - The related circuit can be deleted to simplify the circuit

Test Set

- Complete detection test set: A set of tests that detect any detectable faults in a class of faults
- The quality of a test set is measured by fault coverage
- Fault coverage: Fraction of faults that are detected by a test set
- The fault coverage can be determined by fault simulation
  - >95% is typically required for single stuck-at fault model in a complex system such as a CPU

Fault Equivalence

- **A test *t* distinguishes between faults α and β if $z_\alpha(t) \neq z_\beta(t)$**
- **Two faults, α & β are said to be equivalent in a circuit , iff the function under α is equal to the function under β for any input combination (sequence) of the circuit.**
  - $z_\alpha(t) = z_\beta(t)$ **for all** t
  - **No test can distinguish between α and β**
  - **Any test which detects one of them detects all of them**

Fault Equivalence

- **AND gate: all *s-a-0* faults are equivalent**
- **OR gate: all *s-a-1* faults are equivalent**
- **NAND gate: all the input *s-a-0* faults and the output *s-a-1* faults are equivalent**
- **NOR gate: all input *s-a-1* faults and the output *s-a-0* faults are equivalent**
- **Inverter: input *s-a-1* and output *s-a-0* are equivalent**
  input *s-a-0* and output *s-a-1* are equivalent

Fault Equivalent Case for AND gate

A/0 C/0 B/0 are fault equivalent

Input		Output						
A	B	good	A/0	C/0	B/0	A/1	C/1	B/1
0	0	0	0	0	0	0	1	0
0	1	0	0	0	0	1	1	0
1	0	0	0	0	0	0	1	1
1	1	1	0	0	0	1	1	1

Fault Equivalence

- SSF on fanout stem is not equivalent to SSF on fanout branch
- D is fanout stem; E and F are fanout branch



Input			Output						
A	B	C	good	D/0	F/0	E/0	D/1	F/1	E/1
0	0	0	0	0	0	0	1	1	0
0	0	1	1	0	0	1	1	1	1
0	1	0	1	0	0	1	1	1	1
0	1	1	1	0	0	1	1	1	1
1	0	0	0	0	0	0	0	1	0
1	0	1	0	0	0	1	0	0	0
1	1	0	0	0	0	1	0	0	0
1	1	1	0	0	0	1	0	0	0

Equivalence Fault Collapsing

- ***n*+2 instead of *2n*+2 faults need to be considered for an *n*-input gate.**









Fault Dominance

- **A fault β is said to *dominate* another fault α in an irredundant circuit, iff every test (sequence) for α is also a test (sequence) for β.**

  $T_\alpha * T_\beta$

  – **No need to consider fault β for fault detection**



Fault Dominance

- AND gate: Output *s-a-1* dominates any input *s-a-1*
- NAND gate: Output *s-a-0* dominates any input *s-a-1*
- OR gate: Output *s-a-0* dominates any input *s-a-0*
- NOR gate: Output *s-a-1* dominates any input *s-a-0*
- Dominance fault collapsing: The reduction of the set of faults to be analyzed based on dominance relation

Fault Dominance



- **Detect A sa1:**

$$z(t) \oplus z_f(t) = (\mathbf{CD} \oplus \mathbf{CE}) \oplus (\mathbf{D} \oplus \mathbf{CE}) = \mathbf{D} \oplus \mathbf{CD} = 1$$

$$\Rightarrow (\mathbf{C} = 0,\ \mathbf{D} = 1)$$

- **Detect C sa1:**

$$z(t) \oplus z_f(t) = (\mathbf{CD} \oplus \mathbf{CE}) \oplus (\mathbf{D} \oplus \mathbf{E}) = 1$$

$$\Rightarrow (\mathbf{C} = 0,\ \mathbf{D} = 1) \text{ or } (\mathbf{C} = 0,\ \mathbf{E} = 1)$$

C sa1 --> A sa1

- **Similarly C sa1 --> B sa1**
  C sa0 --> A sa0
  C sa0 --> B sa0

Fault Collapsing

- For each *n*-input gate, we only need to consider *n+1* faults



Fault Collapsing Example

Fault Equivalent :

1. { A/0, B/0, H/0}
2. { C/1, D/1, F/1, G/0}
3. {E/0, G/0, V/0}
4. {H/1, V/1, Z/1}
5. {F/0, G/1}

Fault Dominance:

6. A/1 → H/1
7. C/0 → F/0
8. V/0 → Z/0
9. B/1 → H/1
10. D/0 → F/0
11. E/1 → V/1

{A/0, A/1, B/1, C/0, C/1, D/0, E/1}



Minimum Test Vector Example



Minimum Test Vector Example

A	B	C	FF	A_0	A_1	B_0	B_1	C_0	C_1	D_0	D_1	E_0	E_1	F_0	F_1	G_0	G_1	H_0	H_1
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1
0	0	1	0	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1
0	1	0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	1	0	1
0	1	1	1	1	1	0	1	0	1	0	1	0	1	1	1	0	1	0	1
1	0	0	0	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1
1	0	1	0	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1
1	1	0	1	0	1	0	1	1	1	0	1	0	1	0	1	1	1	0	1
1	1	1	1	1	1	0	1	1	1	0	1	0	1	1	1	1	1	0	1

Minimum Test Vector Example (cont')

A	B	C	A_0'	A_1'	B_0'	B_1'	C_0'	C_1'	D_0'	D_1'	E_0'	E_1'	F_0'	F_1'	G_0'	G_1'	H_0'	H_1'
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1
0	0	1	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1
0	1	0	0	1	0	0	0	1	0	0	0	0	0	1	0	1	0	1
0	1	1	0	0	1	0	1	0	1	0	1	0	0	0	1	0	1	0
1	0	0	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1
1	0	1	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1
1	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	0	1	0
1	1	1	0	0	1	0	0	0	1	0	1	0	0	0	1	0	1	0

(110, 010, 011) + (001 or 100 or 101)

Minimum Test Vector Example (cont')

A	B	C	A_0'	A_1'	B_0'	B_1'	C_0'	C_1'	D_0'	D_1'	E_0'	E_1'	F_0'	F_1'	G_0'	G_1'	H_0'	H_1'
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1
0	0	1	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1
0	1	0	0	1	0	0	0	1	0	0	0	0	0	1	0	1	0	1
0	1	1	0	0	1	0	1	0	1	0	1	0	0	0	1	0	1	0
1	0	0	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1
1	0	1	0	0	0	1	0	0	0	1	0	1	0	1	0	1	0	1
1	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	0	1	0
1	1	1	0	0	1	0	0	0	1	0	1	0	0	0	1	0	1	0

(110, 010, 011) + (001 or 100 or 101)

A_0'=A_0 XOR FF