

# Memory Testing

- **Introduction**
- **Memory Architecture & Fault Models**
- **Test Algorithms**
- **DC / AC / Dynamic Tests**
- **Built-in Self Testing Schemes**
- **Built-in Self Repair Schemes**

# Memory Market Share in 1999

- DRAM:  $8 \times 10^{17}$
- Flash:  $6 \times 10^{16}$
- ROM:  $2 \times 10^{16}$
- SRAM:  $9 \times 10^{15}$

# **DRAM Price per Bit**


**1991: US\$ 400 / Mega bits**

**1995: US\$ 3.75 / Mega bits**

**1999: US\$ 0.1~0.3 / Mega bits**




**2000: US\$ 0.06~0.15 / Mega bits**

# Typical Memory Test Flow



# Types of Memory

Type	Area	Speed	Retention	Application	Test Method
SRAM	Largest 6T	Fastest < 1 ns	As long as power	Embedded SRAM cache, registers	BIST
DRAM	Medium 1T + 1C	Medium ~ 10 ns	< sec.	Embedded DRAM	BIST / ATE
				On-board memory	ATE
Flash	Smallest 1T	Slowest ~ 100 $\mu$ s	years	SSD, USB drive	ATE




# Test Time as a Function of Memory Size

Cycle time: 10 ns

Size $n$	Testing time (in seconds)			
	$64n$	$n \log_2 n$	$n^{3/2}$	$n^2$
16k	0.01	0.0023	0.021	2.7
64k	0.04	0.01	0.168	42
256k	0.17	0.047	1.34	11.4 Mins
1M	0.67	0.21	10.7	183 Mins
4M	2.68	0.92	85.9	49.2 Hrs
16M	10.8	4.03	11.4 Mins	36.5 Days
64M	43.2	16.2	91.6 Mins	584 Days

# Architecture of a DRAM Chip



# Fault Models

1. **SAF**      **Stuck-At Fault**
2. **TF**       **Transition Fault**
3. **CF**       **Coupling Fault**
4. **NPSF**    **Neighborhood Pattern Sensitive Fault**
5. **AF**       **Address decoding fault**



## **Stuck-At Fault**

- The logic value of a cell or a line is always 0 or 1.

## **Transition Fault**

- A cell or a line that fails to undergo a  $0 \rightarrow 1$  or a  $1 \rightarrow 0$  transition.


## **Coupling Fault**

- A write operation to one cell changes the content of a second cell.


# Coupling Fault

- Coupling Fault ( CF ):


- \* State coupling fault ( CF<sub>st</sub> )




- \* Idempotent coupling fault ( CF<sub>id</sub> )



- \* Inversion coupling fault ( CF<sub>in</sub> )



- \* Dynamic coupling fault ( CF<sub>dyn</sub> )




# Neighborhood Pattern Sensitive Fault

- **The content of a cell, or the ability to change its content, is influenced by the contents of some other cells in the memory.**

## Address Decoder Fault (AF)


- **Any fault that affects address decoder:**
  1. With a certain address, no cell will be accessed.
  2. A certain cell is never accessed.
  3. With a certain address, multiple cells are accessed simultaneously.
  4. A certain cell can be accessed by multiple addresses.

# Multiple cells Addressed Simultaneously




# Multiple cells Addressed Simultaneously

**OR-type AF**  
between  $A_1$  and  $A_2$



**AND-type AF**  
between  $A_1$  and  $A_2$



# NPSF

n	n	n
n	b	n
n	n	n

b: base cell  
n: neighbor cells

## ANPSF:

Active Neighborhood  
Pattern Sensitive Fault

n changes

⇒ b changes

Ex:

n: 0 → 1  
b: 1 → 0

## PNPSF:

Passive Neighborhood  
Pattern Sensitive Fault

Contain n patterns

⇒ b cannot change

Ex:

n: 00000000  
b: 0 or 1

## SNPSF:

Static Neighborhood  
Pattern Sensitive Fault

Contain n patterns

⇒ b is forced to a certain value

Ex:

n: 11111111  
b: 1

# Memory Chip Test Algorithms

- **Traditional tests**
- **Tests for stuck-at, transition and coupling faults**
- **Tests for neighborhood pattern sensitive faults**

# Traditional Tests

Algorithm	Test length	Test Time Order
• Zero-One	$4n$	$O(n)$
• Checkerboard	$4n$	$O(n)$
• GALPAT	$2(n + 2n^2)$	$O(n^2)$
• Walking 1/0	$2(3n + n^2)$	$O(n^2)$
• Sliding Diagonal	$6n + 2n \cdot \sqrt{n}$	$O(n \cdot \sqrt{n})$
• Butterfly	$2[3n + 5n(n / 2 - 1)]$	$O(n \cdot \log_2 n)$

- $n$  is the number of bits of the memory array.




# Checkerboard

- Detects all SAF and half TF
- Does not detect all AF and CF
- Time complexity is  $4N$

## Checkerboard Algorithm

1. Write  $\text{ckbd}$  pattern to all cells
2. Read  $\text{ckbd}$  pattern from all cells
3. Write  $\overline{\text{ckbd}}$  pattern to all cells
4. Read  $\overline{\text{ckbd}}$  pattern from all cells




# Galloping (GALPAT)

- Detects all SAF and half TF
- Detects CF and AF
- Time complexity is  $4N^2$

→ Too Long

## GALPAT Algorithm

1. Write background 0 pattern to all cells
2. For  $BC=0$  to  $N-1$   
Complement BC;  
For  $OC=0$  to  $N-1$ ,  $OC \neq BC$ ;  
Read BC; Read OC;  
Complement BC;
3. Write background 1 to all cells;
4. Repeat Step 2;



BC: Base Cell  
OC: Other Cell

# Butterfly Algorithm

- Detects SAF and TF
- Does not detect all CF, AF
- Complexity is  $10N\log N$ 
  - 5 reads for each dist
  - dist doubles each loop
  - Repeat in line 4

		6			
		1			
9	4	BC 5, 10	2	7	
		3			
		8			

**BUTTERFLY Algorithm** // given MAXDIST < 0.5 col / row size

1. Write background 0;
2. For BaseCell = 0 to N - 1
  - Complement BC; dist = 1;
  - While dist <= MAXDIST
    - Read cell @ dist north from BC;
    - Read cell @ dist east from BC;
    - Read cell @ dist south from BC;
    - Read cell @ dist west from BC;
    - Read BC; dist = dist \* 2;
  - Complement BC;
3. Write background 1;
4. Repeat Step 2;

# March Algorithms

## Algorithm March X

Step1: **write** 0 with up addressing order;

Step2: **read** 0 and **write** 1 with up addressing order;

Step3: **read** 1 and **write** 0 with down addressing order;

Step4: **read** 0 with down addressing order.

# Notation of March Algorithms

$\Uparrow$  : address 0 to address n-1

$\Downarrow$  : address n-1 to address 0

$\Updownarrow$  : either way

w0 : write 0

w1 : write 1

r0 : read a cell whose value should be 0


r1 : read a cell whose value should be 1

# MATS

- **Modified Algorithm Test Sequence (MATS)**
- **3 march elements:**  
 $\{ \Downarrow(w0); \Downarrow(r0, w1); \Downarrow(r1) \}$
- **Detects all SAF, half TF**
- **Complexity 4N**


## MATS+

1. **Write zero** to all cells  
In ascending or descending address order
2. **Read zero** and then **write one**  
In ascending or descending address order
3. **Read one** in ascending or descending address order



# MATS

- Can MATS algorithm detect AF?  
-- {  $\Downarrow(w0)$ ;  $\Downarrow(r0, w1)$ ;  $\Downarrow(r1)$  }
- Example OR-type AF between  $A_3$  and  $A_1$




- How to fix it? **Reverse MATS**. Detects AND-type but not OR-type  
→ {  $\Downarrow(w1)$ ;  $\Downarrow(r1, w0)$ ;  $\Downarrow(r0)$  }

	SAF	AF	TF	CF	complexity
MATS	D	1/2	1/2	*	4N

D=all detected  
1/2=half detected  
\*=not detected

# MATS+

- **OR-type AF detection MATS**  
--  $\{ \Downarrow(w0); \Downarrow(r0, w1); \Downarrow(r1) \}$
- **AND-type AF detection MATS**  
--  $\{ \Downarrow(w1); \Downarrow(r1, w0); \Downarrow(r0) \}$



- **MATS+ combines OR-type and AND-type MATS**  
 $\{ \Downarrow(w0); \Uparrow(r0, w1); \Downarrow(r1, w0) \}$

	SAF	AF	TF	CF	complexity
MATS+	D	D	1/2	*	5N

D=all detected  
1/2=half detected  
\*=not detected



# MATS++

- **Original MATS+:**  
 $\{ \Downarrow(w0); \Uparrow(r0, w1); \Downarrow(r1, w0) \}$
- **MATS++ algorithm:**  
 $\{ \Downarrow(w0); \Uparrow(r0, w1); \Downarrow(r1, w0, \textcolor{red}{r0}) \}$

	SAF	AF	TF	CF	complexity
MATS++	D	D	D	*	6N

D=all detected  
\* =not detected

# March X

- MATS++ algorithm {  $\Downarrow(w0)$ ;  $\Uparrow(r0, w1)$ ;  $\Downarrow(r1, w0, \text{r0})$  }
- March X algorithm {  $\Downarrow(w0)$ ;  $\Uparrow(r0, w1)$ ;  $\Downarrow(r1, w0)$ ;  $\Downarrow(\text{r0})$  }
- Detects AF, SAF, TF,  $\text{CF}_{in}$
- Example:
  - $\text{CF}_{in} <\Downarrow; \forall / \Downarrow>$  between  $A_1(A)$  and  $A_3(V)$



# March X (cont'd)

- March X algorithm  $\{ \updownarrow(w0); \uparrow(r0, w1); \downarrow(r1, w0); \updownarrow(r0) \}$
- All **four cases**  $CF_{in}$  are detected, still **6N** but better than MATS++

V	0/1
A <sub>2</sub>	1
A	0→1

$\uparrow(r0, w1)$

blue=activation  
red=detection

A	0→1
A <sub>2</sub>	0
V	1/0

$\uparrow(r0, w1); \downarrow(r1, w0)$

A	1→0
A <sub>2</sub>	0
V	1/0

$\downarrow(r1, w0)$

V	0/1
A <sub>2</sub>	0
A	1→0

$\downarrow(r1, w0); \updownarrow(r0)$

	SAF	AF	TF	CF	complexity
March x	D	D	D	$CF_{in}$	6N

# Some March Algorithms

**MATS** :  $\Uparrow (w0); \Uparrow (r0,w1); \Uparrow (r1)$

**MATS+**:  $\Uparrow (w0); \Uparrow (r0,w1); \Downarrow (r1,w0)$

**Marching 1/0** :  $\Uparrow (w0); \Uparrow (r0,w1,r1); \Downarrow (r1,w0,r0);$   
 $\Downarrow (w1); \Uparrow (r1,w0,r0); \Downarrow (r0, w1, r1);$

**MATS++** :  $\Uparrow (w0); \Uparrow (r0,w1); \Downarrow (r1,w0,r0);$

**MARCH X** :  $\Uparrow (w0); \Uparrow (r0,w1); \Downarrow (r1,w0); \Uparrow (r0)$

**MARCH C** :  $\Uparrow (w0); \Uparrow (r0,w1); \Uparrow (r1,w0); \Uparrow (r0);$   
 $\Downarrow (r0,w1); \Downarrow (r1,w0); \Downarrow (r0);$

## Some March Algorithms (Cont.)

**MARCH A :**  $\updownarrow (w0); \uparrow (r0, w1, w0, w1); \uparrow (r1, w0, w1);$   
 $\downarrow (r1, w0, w1, w0); \downarrow (r0, w1, w0);$

**MARCH Y :**  $\updownarrow (w0); \uparrow (r0, w1, r1); \downarrow (r1, w0, r0); \updownarrow (r0)$

**MARCH B :**  $\updownarrow (w0); \uparrow (r0, w1, r1, w0, r0, w1); \uparrow (r1, w0, w1);$   
 $\downarrow (r1, w0, w1, w0); \downarrow (r0, w1, w0)$

# Tests for Stuck-At, Transition and Coupling Faults

March alg.	Test len.	Fault coverage
<b>MATS</b>	<b>4n</b>	<b>Some AFs, SAFs</b>
<b>MATS+</b>	<b>5n</b>	<b>AFs, SAFs</b>
<b>Marching 1/0</b>	<b>14n</b>	<b>AFs, SAFs, TFs</b>
<b>MATS++</b>	<b>6n</b>	<b>AFs, SAFs, TFs</b>
<b>March X</b>	<b>6n</b>	<b>AFs, SAFs, TFs, Some CFs</b>
<b>March C-</b>	<b>10n</b>	<b>AFs, SAFs, TFs, Some CFs</b>
<b>March A</b>	<b>15n</b>	<b>AFs, SAFs, TFs, Some CFs</b>
<b>March Y</b>	<b>8n</b>	<b>AFs, SAFs, TFs, Some CFs</b>
<b>March B</b>	<b>17n</b>	<b>AFs, SAFs, TFs, Some CFs</b>

# March C

- March C = **two March X combined** in opposite address order  
 $\rightarrow \{ \uparrow(w0); \uparrow(r0, w1); \uparrow(r1, w0); \uparrow(r0); \downarrow(r0, w1); \downarrow(r1, w0); \downarrow(r0) \}$
- Detects AF, SAF, TF, & all CF
- March C detects all eight cases of  $CF_{id}$   
 $\rightarrow A_1$  is aggressor and  $A_3$  is victim  
 $\rightarrow$  The other four cases ( $A_1$  is V,  $A_3$  is A) are symmetric

A <sub>3</sub>	0/1
A <sub>2</sub>	0
A <sub>1</sub>	0→1

$\uparrow(r0, w1)$

V	1/0
A <sub>2</sub>	1
A	0→1

$\uparrow(r0, w1); \uparrow(r1, w0)$

V	1/0
A <sub>2</sub>	1
A	1→0

$\uparrow(r1, w0)$

V	0/1
A <sub>2</sub>	0
A	1→0

$\uparrow(r1, w0); \downarrow(r0)$

# DC Parametric Testing

- **Contains:**
  - 1. Open / Short test.**
  - 2. Power consumption test.**
  - 3. Leakage test.**
  - 4. Threshold test.**
  - 5. Output drive current test.**
  - 6. Output short current test.**



# AC Parametric Testing

- **Output signal: - the rise & fall times.**
- **Relationship between input signals:**
  - **the setup & hold times.**
- **Relationship between input and output signals:**
  - **the delay & access times.**
- **Successive relationship between input and output signals:**
  - **the speed test.**


# Dynamic Faults

1. **Recovery faults:**
  - **Sense amplifier recovery**
  - **Write recovery.**
2. **Retention faults:**
  - **Sleeping sickness**
  - **Refresh line stuck-at**
  - **Static data loss.**
3. **Bit-line precharge voltage imbalance faults.**


# **BIST: Pros & Cons**

- **Advantages:**
  1. **Minimal use of testers.**
  2. **Can be used for embedded RAMs.**
- **Disadvantages:**
  1. **Silicon area overhead.**
  2. **Speed; slow access time.**
  3. **Extra pins or multiplexing pins.**
  4. **Testability of the test hardware itself.**
  5. **A high fault coverage is a challenge.**


# Typical Memory BIST Architecture Using Mentor's Architecture



# Multiple Memory BIST Architecture




# Serial Testing of Embedded RAM



# Built-in Self-Repair


- **BIST can only identify faulty chip.**
- **Laser cut may be infeasible in some cases, e.g., field testing.**
- **Two types:**
  - **Use fault-array comparator**
    - **Repair by cell**
    - **Repair by column (or row)**
  - **Use switch array**

# BISR Using Switch Array






# BISR via Fault-Address Comparison



# Testing and Diagnostic Methods for Multiple Embedded Memory


- Introduction
- Parallel BIST Method
- Parallel BISD Method
- Parallel Transparent BIST Method
- Parallel Transparent BISD Method

# Introduction



# Introduction

## Area Overhead



# Introduction

- Difficulties of testing memory buffers
  - Many buffers condensed in a single chip (ex. SoC)
  - Buffer size vs. BIST controller size
  - Buffers are spatially distributed on entire chip
  - Most buffers are deeply embedded inside chip


# Introduction

- Difficulties of diagnosing memory buffers
  - A very limited access interface (serial interface)
  - Many faults existing together - SAF, TF, CFst ,CFdyn, CFid and CFin
  - Lack of the diagnostic information due to response compression
  - Testing and locating faults in a parallel manner

# Introduction


- Low area overhead
  - adopts a scan chain and a single BIST/BISD controller
- Small test and diagnosis time
  - test and diagnosis in a parallel way
- High fault coverage
  - the “*redundant*” operations do not mask fault detection

# Serial Interface





# Serial Interface



# SMarch Alogorithm

**M1** :  $\Uparrow (r\ x\ w\ 0)^c (r\ 0\ w\ 0)^c$

**M2** :  $\Uparrow (r\ 0\ w\ 1)^c (r\ 1\ w\ 1)^c$

**M3** :  $\Uparrow (r\ 1\ w\ 0)^c (r\ 0\ w\ 0)^c$


**M4** :  $\Downarrow (r\ 0\ w\ 1)^c (r\ 1\ w\ 1)^c$

**M5** :  $\Downarrow (r\ 1\ w\ 0)^c (r\ 0\ w\ 0)^c$

**M6** :  $\Downarrow (r\ 0\ w\ 1)^c (r\ 1\ w\ 1)^c$

# SMarch Algorithm


Time	Operation	Si	Word contents	So				
0		0	<table><tr><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	1	1	1	1	0
1	1	1	1					
1	R1	0	<table><tr><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	1	1	1	1	1
1	1	1	1					
2	W0	0	<table><tr><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>	0	1	1	1	1
0	1	1	1					
3	R1	0	<table><tr><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>	0	1	1	1	1
0	1	1	1					
4	W0	0	<table><tr><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>	0	0	1	1	1
0	0	1	1					
5	R1	0	<table><tr><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>	0	0	1	1	1
0	0	1	1					
6	W0	0	<table><tr><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>	0	0	0	1	1
0	0	0	1					
7	R1	0	<table><tr><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>	0	0	0	1	1
0	0	0	1					
8	W0	0	<table><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	0	1
0	0	0	0					




(R1W0)<sup>4</sup>

# MISR

- BIST Response Compress Scheme
  - MISR ( Multiple Input Signature Register )



# MISR




# Fault Model

- Stuck-at fault ( SAF ): The logic value of memory is always stuck-at 1 ( SA1 ) or 0 ( SA0 )
- Transition fault ( TF ): A cell fails to undergo a  $0 \rightarrow 1$  ( SA0 ) or  $1 \rightarrow 0$  ( SA1 )


# Fault Model

- Coupling Fault ( CF ):


- \* State coupling fault ( CF<sub>st</sub> )




- \* Idempotent coupling fault ( CF<sub>id</sub> )



- \* Inversion coupling fault ( CF<sub>in</sub> )




- \* Dynamic coupling fault ( CF<sub>dyn</sub> )



# Daisy Chain Method


- Daisy chain method
  - All RAMs must have the same number of words
  - The test time is determined by the total word width of all memory arrays
  - Adopts SMarch





# Time Multiplex Method

- Time Multiplex method
  - Test one RAM at a time
  - Additional reconfigurable counter required to deal with different array sizes
  - Adopts SMarch




# Parallel BIST Method

An Off-Line Solution

# Parallel BIST Method


- Basic idea
  - Adopt the maximum word width of all buffers
  - Adopt the maximum word length of all buffers
- Large-size buffer dominates the test process
- Small-size buffer might receive extra patterns

# Parallel BIST Method




# Parallel BIST Method

- Different length problem
- Redundant operations
- SMarch can not deal with  $r1$  and  $r0$  simultaneously




# Parallel BIST Method

## Horizontal Redundant March Operations:



# Parallel BIST Method

## Vertical Redundant March Operations:



# Parallel BIST Method

## RSMarch (Redundant SMarch ) Algorithm:

$$\begin{aligned} M1 : & \uparrow_0^{n'-1} ( \text{rxw0} )^{c'} ( \text{r0w0} )^{c-c'} ( \text{r0w0} )^{c'} ( \text{r0w0} )^{c-c'} \\ & ( \uparrow_0^{n'-1} ( \text{r0w0} )^{2c} )^{\lfloor n/n' \rfloor - 1} \\ & \uparrow_0^{(n \bmod n')-1} ( \text{r0w0} )^{2c} \end{aligned}$$

$$\begin{aligned} M2 : & \uparrow_0^{n'-1} ( \text{r0w1} )^{c'} ( \text{r1w1} )^{c-c'} ( \text{r1w1} )^{c'} ( \text{r1w1} )^{c-c'} \\ & ( \uparrow_0^{n'-1} ( \text{r1w1} )^{2c} )^{\lfloor n/n' \rfloor - 1} \\ & \uparrow_0^{(n \bmod n')-1} ( \text{r1w1} )^{2c} \end{aligned}$$

$$\begin{aligned} M3 : & \uparrow_0^{n'-1} ( \text{r1w0} )^{c'} ( \text{r0w0} )^{c-c'} ( \text{r0w0} )^{c'} ( \text{r0w0} )^{c-c'} \\ & ( \uparrow_0^{n'-1} ( \text{r0w0} )^{2c} )^{\lfloor n/n' \rfloor - 1} \\ & \uparrow_0^{(n \bmod n')-1} ( \text{r0w0} )^{2c} \end{aligned}$$


$$\begin{aligned} M4 : & \downarrow_0^{n'-1} ( \text{r0w1} )^{c'} ( \text{r1w1} )^{c-c'} ( \text{r1w1} )^{c'} ( \text{r1w1} )^{c-c'} \\ & ( \downarrow_0^{n'-1} ( \text{r1w1} )^{2c} )^{\lfloor n/n' \rfloor - 1} \\ & \downarrow_0^{(n \bmod n')-1} ( \text{r1w1} )^{2c} \end{aligned}$$

$$\begin{aligned} M5 : & \downarrow_0^{n'-1} ( \text{r1w0} )^{c'} ( \text{r0w0} )^{c-c'} ( \text{r0w0} )^{c'} ( \text{r0w0} )^{c-c'} \\ & ( \downarrow_0^{n'-1} ( \text{r0w0} )^{2c} )^{\lfloor n/n' \rfloor - 1} \\ & \downarrow_0^{(n \bmod n')-1} ( \text{r0w0} )^{2c} \end{aligned}$$

$$\begin{aligned} M6 : & \downarrow_0^{n'-1} ( \text{r0w1} )^{c'} ( \text{r1w1} )^{c-c'} ( \text{r1w1} )^{c'} ( \text{r1w1} )^{c-c'} \\ & ( \downarrow_0^{n'-1} ( \text{r1w1} )^{2c} )^{\lfloor n/n' \rfloor - 1} \\ & \downarrow_0^{(n \bmod n')-1} ( \text{r1w1} )^{2c} \end{aligned}$$




# Split Mode Test



xy:00, 11, 01,10


# Parallel BIST Method




# **Parallel BISD Method**

**An Off-Line Solution**

# A serial fault masking effect




(1) The serial fault masking effects for SAF




(2) The serial fault masking effects by TF and CFst faults.

# Bi-directional Serial Interface



# A Parallel Diagnosis Scheme



$$\begin{aligned}
\mathbf{M1} : & \begin{pmatrix} \uparrow_0^{n'-1} \left( \begin{array}{l} [( \text{rxw0} )^{c'} ( \text{r0w0} )^{c-c'} ( \text{r0w0} )^{c'} ( \text{r0w0} )^{c-c'} ]_{\text{R}} \\ [( \text{r0w0} )^{c'} ( \text{r0w0} )^{c-c'} ( \text{r0w0} )^{c'} ( \text{r0w0} )^{c-c'} ]_{\text{L}} \\ [( \text{r0w1} )^{c'} ( \text{r1w1} )^{c-c'} ( \text{r1w1} )^{c'} ( \text{r1w1} )^{c-c'} ]_{\text{R}} \\ [( \text{r1w1} )^{c'} ( \text{r1w1} )^{c-c'} ( \text{r1w1} )^{c'} ( \text{r1w1} )^{c-c'} ]_{\text{L}} \\ [( \text{r11w01} )^{c'} ( \text{r01w01} )^{c-c'} ( \text{r01w01} )^{c'} ( \text{r01w01} )^{c-c'} ]_{\text{R}} \\ [( \text{r01w10} )^{c'} ( \text{r10w10} )^{c-c'} ( \text{r10w10} )^{c'} ( \text{r10w10} )^{c-c'} ]_{\text{L}} \\ [( \text{r10w10} )^{c'} ( \text{r10w10} )^{c-c'} ( \text{r10w10} )^{c'} ( \text{r10w10} )^{c-c'} ]_{\text{R}} \\ [( \text{r10w01} )^{c'} ( \text{r01w01} )^{c-c'} ( \text{r01w01} )^{c'} ( \text{r01w01} )^{c-c'} ]_{\text{L}} \\ [(\text{r01w00})^{c'} ( \text{r0w0} )^{c-c'} ( \text{r0w0} )^{c'} ( \text{r0w0} )^{c-c'} ]_{\text{R}} \end{array} \right) \text{repeat} \end{pmatrix} \quad \mathbf{M1-1} \sim \mathbf{M1-9} \\
& \left\{ \uparrow_0^{n'-1} \left( \begin{array}{l} [( \text{rxw0} )^{c'} ( \text{r0w0} )^{2c-c'} ]_{\text{R}} [ ( \text{r0w0} )^{2c} ]_{\text{L}} [ ( \text{r0w1} )^{c'} ( \text{r1w1} )^{2c-c'} ]_{\text{R}} [ ( \text{r1w1} )^{2c} ]_{\text{L}} [ ( \text{r11w01} )^{c'} ( \text{r01w01} )^{2c-c'} ]_{\text{R}} \\ [ ( \text{r01w10} )^{c'} ( \text{r10w10} )^{2c-c'} ]_{\text{L}} [ ( \text{r10w10} )^{2c} ]_{\text{R}} [ ( \text{r10w01} )^{c'} ( \text{r01w01} )^{2c-c'} ]_{\text{L}} [ ( \text{r01w00} )^{c'} ( \text{r0w0} )^{2c-c'} ]_{\text{R}} \end{array} \right) \text{repeat} \right\}^{\lfloor n/n' \rfloor - 1} \\
& \uparrow_0^{(n \bmod n')-1} \left( \begin{array}{l} [( \text{rxw0} )^{c'} ( \text{r0w0} )^{2c-c'} ]_{\text{R}} [ ( \text{r0w0} )^{2c} ]_{\text{L}} [ ( \text{r0w1} )^{c'} ( \text{r1w1} )^{2c-c'} ]_{\text{R}} [ ( \text{r1w1} )^{2c} ]_{\text{L}} [ ( \text{r11w01} )^{c'} ( \text{r01w01} )^{2c-c'} ]_{\text{R}} \\ [ ( \text{r01w10} )^{c'} ( \text{r10w10} )^{2c-c'} ]_{\text{L}} [ ( \text{r10w10} )^{2c} ]_{\text{R}} [ ( \text{r10w01} )^{c'} ( \text{r01w01} )^{2c-c'} ]_{\text{L}} [ ( \text{r01w00} )^{c'} ( \text{r0w0} )^{2c-c'} ]_{\text{R}} \end{array} \right) \text{repeat} \\
\mathbf{M2} : & \uparrow_0^{n'-1} ( \text{r0w1} )^{c'} ( \text{r1w1} )^{c-c'} ( \text{r1w1} )^{c'} ( \text{r1w1} )^{c-c'} \\
& \left\{ \uparrow_0^{n'-1} [ ( \text{r1w1} )^{2c} ] \right\}^{\lfloor n/n' \rfloor - 1} \\
& \uparrow_0^{(n \bmod n')-1} ( \text{r1w1} )^{2c} \\
\mathbf{M3} : & \uparrow_0^{n'-1} ( \text{r1w0} )^{c'} ( \text{r0w0} )^{c-c'} ( \text{r0w0} )^{c'} ( \text{r0w0} )^{c-c'} \\
& \left\{ \uparrow_0^{n'-1} [ ( \text{r0w0} )^{2c} ] \right\}^{\lfloor n/n' \rfloor - 1} \\
& \uparrow_0^{(n \bmod n')-1} ( \text{r0w0} )^{2c} \\
\mathbf{M4} : & \Downarrow_0^{n'-1} ( \text{r0w1} )^{c'} ( \text{r1w1} )^{c-c'} ( \text{r1w1} )^{c'} ( \text{r1w1} )^{c-c'} \\
& \left\{ \Downarrow_0^{n'-1} [ ( \text{r1w1} )^{2c} ] \right\}^{\lfloor n/n' \rfloor - 1} \\
& \Downarrow_0^{(n \bmod n')-1} ( \text{r1w1} )^{2c} \\
\mathbf{M5} : & \Downarrow_0^{n'-1} ( \text{r1w0} )^{c'} ( \text{r0w0} )^{c-c'} ( \text{r0w0} )^{c'} ( \text{r0w0} )^{c-c'} \\
& \left\{ \Downarrow_0^{n'-1} [ ( \text{r0w0} )^{2c} ] \right\}^{\lfloor n/n' \rfloor - 1} \\
& \Downarrow_0^{(n \bmod n')-1} ( \text{r0w0} )^{2c} \\
\mathbf{M6} : & \Downarrow_0^{n'-1} ( \text{r0wx} )^{c'} ( \text{rxwx} )^{c-c'} ( \text{rxwx} )^{c'} ( \text{rxwx} )^{c-c'} \\
& \left\{ \Downarrow_0^{n'-1} [ ( \text{rxwx} )^{2c} ] \right\}^{\lfloor n/n' \rfloor - 1} \\
& \Downarrow_0^{(n \bmod n')-1} ( \text{rxwx} )^{2c}
\end{aligned}$$


## ■ Memory testing.71

# **Parallel Transparent BIST Method**


**An On-Line Solution**




# Transparent Test Interface



# Transparent BIST Scheme




# The Horizontal TRSMarch




# The Identification

M1:



(a)

M2:



(b)


# The TRSMarch

Check tested result


Exercitation

$$\begin{aligned}
 M1 : & \uparrow_0^{n'-1} r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} [r(ai)w(/ai)] \\
 M2 : & \uparrow_0^{n'-1} r(/ai) [s(/ai)^c s(/ai)^{c-c'}]_{circle} [r(/ai)w(ai)] \\
 M3 : & \uparrow_0^{n'-1} r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \\
 M4 : & \downarrow_0^{n'-1} r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} [r(ai)w(/ai)] \\
 M5 : & \downarrow_0^{n'-1} r(/ai) [s(/ai)^c s(/ai)^{c-c'}]_{circle} [r(/ai)w(ai)] \\
 M6 : & \downarrow_0^{n'-1} r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle}
 \end{aligned}$$

# An Interrupt Scheme



# An Interrupt Interface



# Fault Coverage Analysis

Theorem 15: For a CFst in the same word, the detection probability equals to  $1 - (3/4)^n$  while performing the TRSMarch algorithm  $n$  times.

Ex. If  $n=10$ , then  $1 - (3/4)^{10} = 0.944$  (i.e., 94.4%).



# An Eight TRSMarch

$$M1 : \uparrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{circle} [r(ai)w(/ai)]$$

$$M2 : \uparrow_0^{n'-1} r(/ai)[s(/ai)^c s(/ai)^{c-c'}]_{circle} [r(/ai)w(ai)]$$

$$M3 : \uparrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{circle}$$

$$M4 : \downarrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{circle} [r(ai)w(/ai)]$$

$$M5 : \downarrow_0^{n'-1} r(/ai)[s(/ai)^c s(/ai)^{c-c'}]_{circle} [r(/ai)w(ai)]$$

$$M6 : \downarrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{circle} [r(ai)w(ei)]$$

$$M7 : \downarrow_0^{n'-1} r(ei)[s(ei)^c s(ei)^{c-c'}]_{circle} [r(ei)w(ai)]$$


$$M8 : \downarrow_0^{n'-1} r(/ai)[s(ai)^c s(ai)^{c-c'}]_{circle} [r(/ai)w(ai)]$$

note: the format of ai is QQ, /ai is /Q/Q and ei is Q/Q



# **Parallel Transparent BISD Method**

**An On-Line Solution**


# A Transparent Diagnostic Interface



# A Circular Comparing Scheme



# A Window Based Method



# A Seven March TDiagRSMarch

$$M1 : \uparrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(/ai)]$$

$$M2 : \uparrow_j^{j+2} \{ r(/ai) [s(/ai)^c s(/ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(ai)]$$

$$M3 : \downarrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(/ai)]$$

$$M4 : \downarrow_j^{j+2} \{ r(/ai) [s(/ai)^c s(/ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(ai)]$$

$$M5 : \uparrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(di)]$$

$$M6 : \uparrow_j^{j+2} \{ r(di) [s(di)^c s(di)^{c-c'}]_{circle} \}_{j+1} [r(di) w(/di)]$$

$$M7 : \downarrow_j^{j+2} \{ r(/di) [s(/di)^c s(/di)^{c-c'}]_{circle} \}_{j+1} [r(/di) w(ai)]$$

# A Five March TDiagRSMarch

$$M1 : \uparrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{\text{circle}} \}_{j+1} [r(ai) w(/ai)]$$


$$M2 : \uparrow_j^{j+2} \{ r(/ai) [s(/ai)^c s(/ai)^{c-c'}]_{\text{circle}} \}_{j+1} [r(/ai) w(ai)]$$

$$M3 : \downarrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{\text{circle}} \}_{j+1} [r(ai) w(/ai)]$$

$$M4 : \downarrow_j^{j+2} \{ r(/ai) [s(/ai)^c s(/ai)^{c-c'}]_{\text{circle}} \}_{j+1} [r(/ai) w(ai)]$$


$$M5 : \uparrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{\text{circle}} \}_{j+1}$$

# An Identify Scheme







# An Interrupt Interface



# A Self-Repair Flow Chart



# A BIST/BISD Scheme



BISD/BISR