

Memory Testing

- **Introduction**
- **Memory Architecture & Fault Models**
- **Test Algorithms**
- **DC / AC / Dynamic Tests**
- **Built-in Self Testing Schemes**
- **Built-in Self Repair Schemes**

Memory Market Share in 1999

- DRAM: 8×10^{17}
- Flash: 6×10^{16}
- ROM: 2×10^{16}
- SRAM: 9×10^{15}

DRAM Price per Bit


1991: US\$ 400 / Mega bits

1995: US\$ 3.75 / Mega bits

1999: US\$ 0.1~0.3 / Mega bits




2000: US\$ 0.06~0.15 / Mega bits

Typical Memory Test Flow



Types of Memory

Type	Area	Speed	Retention	Application	Test Method
SRAM	Largest 6T	Fastest < 1 ns	As long as power	Embedded SRAM cache, registers	BIST
DRAM	Medium 1T + 1C	Medium ~ 10 ns	< sec.	Embedded DRAM	BIST / ATE
				On-board memory	ATE
Flash	Smallest 1T	Slowest ~ 100 μ s	years	SSD, USB drive	ATE




Test Time as a Function of Memory Size

Cycle time: 10 ns

Size n	Testing time (in seconds)			
	$64n$	$n \log_2 n$	$n^{3/2}$	n^2
16k	0.01	0.0023	0.021	2.7
64k	0.04	0.01	0.168	42
256k	0.17	0.047	1.34	11.4 Mins
1M	0.67	0.21	10.7	183 Mins
4M	2.68	0.92	85.9	49.2 Hrs
16M	10.8	4.03	11.4 Mins	36.5 Days
64M	43.2	16.2	91.6 Mins	584 Days

Architecture of a DRAM Chip



Fault Models

1. **SAF** **Stuck-At Fault**
2. **TF** **Transition Fault**
3. **CF** **Coupling Fault**
4. **NPSF** **Neighborhood Pattern Sensitive Fault**
5. **AF** **Address decoding fault**

Stuck-At Fault

- The logic value of a cell or a line is always 0 or 1.

Transition Fault

- A cell or a line that fails to undergo a $0 \rightarrow 1$ or a $1 \rightarrow 0$ transition.


Coupling Fault

- A write operation to one cell changes the content of a second cell.


Coupling Fault

- Coupling Fault (CF):


- * State coupling fault (CFst)




- * Indempotent coupling fault (CFid)



- * Inversion coupling fault (CFin)



- * Dynamic coupling fault (CFdyn)




Neighborhood Pattern Sensitive Fault

- The content of a cell, or the ability to change its content, is influenced by the contents of some other cells in the memory.

Address Decoder Fault (AF)

- Any fault that affects address decoder:
 1. With a certain address, no cell will be accessed.
 2. A certain cell is never accessed.
 3. With a certain address, multiple cells are accessed simultaneously.
 4. A certain cell can be accessed by multiple addresses.


Multiple cells Addressed Simultaneously



Multiple cells Addressed Simultaneously


OR-type AF

between A_1 and A_2




AND-type AF

between A_1 and A_2



NPSF



b: base cell
n: neighbor cells

ANPSF:
Active Neighborhood
Pattern Sensitive Fault

n changes

⇒ b changes

Ex:
n: 0 → 1
b: 1 → 0

PNPSF:
Passive Neighborhood
Pattern Sensitive Fault

Contain n patterns

⇒ b cannot change

Ex:
n: 00000000
b: 0 or 1

SNPSF:
Static Neighborhood
Pattern Sensitive Fault

Contain n patterns

⇒ b is forced to a certain value

Ex:
n: 11111111
b: 1

Memory Chip Test Algorithms

- **Traditional tests**
- **Tests for stuck-at, transition and coupling faults**
- **Tests for neighborhood pattern sensitive faults**

Traditional Tests

Algorithm	Test length	Test Time Order
• Zero-One	$4n$	$O(n)$
• Checkerboard	$4n$	$O(n)$
• GALPAT	$2(n + 2n^2)$	$O(n^2)$
• Walking 1/0	$2(3n + n^2)$	$O(n^2)$
• Sliding Diagonal	$6n + 2n \cdot \sqrt{n}$	$O(n \cdot \sqrt{n})$
• Butterfly	$2[3n + 5n(n/2 - 1)]$	$O(n \cdot \log_2 n)$


- **n is the number of bits of the memory array.**

Checkerboard

- Detects all SAF and half TF
- Does not detect all AF and CF
- Time complexity is $4N$

Checkerboard Algorithm

1. Write ckbd pattern to all cells
2. Read ckbd pattern from all cells
3. Write ckbd pattern to all cells
4. Read ckbd pattern from all cells




Galloping (GALPAT)

- Detects all SAF and half TF
 - Detects CF and AF
 - Time complexity is $4N^2$
- Too Long

GALPAT Algorithm

1. Write background 0 pattern to all cells
2. For $BC=0$ to $N-1$
 Complement BC;
 For $OC=0$ to $N-1$, $OC \neq BC$;
 Read BC; Read OC;
 Complement BC;
3. Write background 1 to all cells;
4. Repeat Step 2;



BC: Base Cell
OC: Other Cell

Butterfly Algorithm

- Detects SAF and TF
- Does not detect all CF, AF
- Complexity is $10N\log N$
 - 5 reads for each dist
 - dist doubles each loop
 - Repeat in line 4

		6			
		1			
9	4	BC 5, 10	2	7	
		3			
		8			

BUTTERFLY Algorithm // given MAXDIST < 0.5 col / row size

1. Write background 0;
2. For BaseCell = 0 to N - 1
 Complement BC; dist = 1;
 While dist <= MAXDIST
 Read cell @ dist north from BC;
 Read cell @ dist east from BC;
 Read cell @ dist south from BC;
 Read cell @ dist west from BC;
 Read BC; dist = dist * 2;
 Complement BC;
3. Write background 1;
4. Repeat Step 2;

March Algorithms

Algorithm March X

Step1: **write** 0 with up addressing order;

Step2: **read** 0 and **write** 1 with up addressing order;

Step3: **read** 1 and **write** 0 with down addressing order;

Step4: **read** 0 with down addressing order.

Notation of March Algorithms

$\uparrow\downarrow$: address 0 to address n-1

$\downarrow\uparrow$: address n-1 to address 0

$\uparrow\uparrow$: either way

w0 : write 0

w1 : write 1

r0 : read a cell whose value should be 0


r1 : read a cell whose value should be 1

MATS

- **Modified Algorithm Test Sequence (MATS)**
- **3 march elements:**
 $\{ \uparrow\downarrow(w0); \uparrow\downarrow(r0, w1); \uparrow\downarrow(r1) \}$
- **detects all SAF, half TF**
- **Complexity 4N**


MATS+

1. **Write zero** to all cells
In ascending or descending address order
2. **Read zero** and then **write one**
In ascending or descending address order
3. **Read one** in ascending or descending address order



MATS

- Can MATS algorithm detect AF?
-- $\{\uparrow(w0); \uparrow(r0, w1); \uparrow(r1)\}$
- Example OR-type AF between A_3 and A_1




- How to fix it? **Reverse MATS**. Detects AND-type but not OR-type
 $\rightarrow \{\uparrow(w1); \uparrow(r1, w0); \uparrow(r0)\}$

	SAF	AF	TF	CF	complexity
MATS	D	1/2	1/2	*	4N

D=all detected
1/2=half detected
* =not detected

MATS+

- **OR-type AF detection MATS**
-- $\{\uparrow(w0); \uparrow(r0, w1); \uparrow(r1) \}$
- **AND-type AF detection MATS**
-- $\{\uparrow(w1); \uparrow(r1, w0); \uparrow(r0) \}$



- **MATS+ combines OR-type and AND-type MATS**
 $\{ \uparrow(w0); \uparrow(r0, w1); \downarrow(r1, w0) \}$

	SAF	AF	TF	CF	complexity
MATS+	D	D	1/2	*	5N

D=all detected
1/2=half detected
* =not detected

MATS++

- **Original MATS+:**
 $\{ \diamond(w0); \uparrow(r0, w1); \downarrow(r1, w0) \}$
- **MATS++ algorithm:**
 $\{ \diamond(w0); \uparrow(r0, w1); \downarrow(r1, w0, r0) \}$

	SAF	AF	TF	CF	complexity
MATS++	D	D	D	*	6N

D=all detected
* =not detected

March X

- MATS++ algorithm { $\diamond(w0)$; $\uparrow(r0, w1)$; $\downarrow(r1, w0, r0)$ }
- March X algorithm { $\diamond(w0)$; $\uparrow(r0, w1)$; $\downarrow(r1, w0)$; $\diamond(r0)$ }
- Detects AF, SAF, TF, CF_{in}
- Example:
 - $CF_{in} <\downarrow; \forall / \uparrow>$ between $A_1(A)$ and $A_3(V)$



March X (cont'd)

- March X algorithm { $\hat{\wedge}(w0)$; $\hat{\wedge}(r0, w1)$; $\hat{\wedge}(r1, w0)$; $\hat{\wedge}(r0)$ }
- All four cases CF_{in} are detected, still 6N but better than MATS++

V	0/1
A_2	1
A	0→1

↑(r0,w1)

A	0→1
A_2	0
V	1/0

↑(r0,w1); ↓(r1,w0)

A	1→0
A_2	0
V	1/0

↓(r1,w0)

V	0/1
A_2	0
A	1→0

↓(r1,w0); ↑(r0)

blue=activation
red=detection

	SAF	AF	TF	CF	complexity
March x	D	D	D	CF_{in}	6N

Some March Algorithms

MATS : $\uparrow\downarrow$ (w0); $\uparrow\downarrow$ (r0,w1); $\uparrow\downarrow$ (r1)

MATS+: $\uparrow\downarrow$ (w0); \uparrow (r0,w1); \downarrow (r1,w0)

Marching 1/0 : $\uparrow\downarrow$ (w0); $\uparrow\uparrow$ (r0,w1,r1); \downarrow (r1,w0,r0);
 $\uparrow\downarrow$ (w1); \uparrow (r1,w0,r0); \downarrow (r0, w1, r1);

MATS++ : $\uparrow\downarrow$ (w0); \uparrow (r0,w1); \downarrow (r1,w0,r0);

MARCH X : $\uparrow\downarrow$ (w0); \uparrow (r0,w1); \downarrow (r1,w0); $\uparrow\downarrow$ (r0)

MARCH C : $\uparrow\downarrow$ (w0); \uparrow (r0,w1); \uparrow (r1,w0); $\uparrow\downarrow$ (r0);
 \downarrow (r0,w1); \downarrow (r1,w0); $\uparrow\downarrow$ (r0);

Some March Algorithms (Cont.)

MARCH A : $\uparrow\downarrow$ $(w0); \uparrow (r0, w1, w0, w1); \uparrow (r1, w0, w1);$
 $\downarrow (r1, w0, w1, w0); \downarrow (r0, w1, w0);$

MARCH Y : $\uparrow\downarrow$ $(w0); \uparrow (r0, w1, r1); \downarrow (r1, w0, r0); \uparrow\downarrow (r0)$

MARCH B : $\uparrow\downarrow$ $(w0); \uparrow (r0, w1, r1, w0, r0, w1); \uparrow (r1, w0, w1);$
 $\downarrow (r1, w0, w1, w0); \downarrow (r0, w1, w0)$

Tests for Stuck-At, Transition and Coupling Faults

March alg.	Test len.	Fault coverage
MATS	4n	Some AFs, SAFs
MATS+	5n	AFs, SAFs
Marching 1/0	14n	AFs, SAFs, TFs
MATS++	6n	AFs, SAFs, TFs
March X	6n	AFs, SAFs, TFs, Some CFs
March C-	10n	AFs, SAFs, TFs, Some CFs
March A	15n	AFs, SAFs, TFs, Some CFs
March Y	8n	AFs, SAFs, TFs, Some CFs
March B	17n	AFs, SAFs, TFs, Some CFs

March C

- March C = **two March X combined in opposite address order**
→ { $\uparrow\downarrow(w0)$; $\uparrow\uparrow(r0, w1)$; $\uparrow\uparrow(r1, w0)$; $\uparrow\downarrow(r0)$; $\downarrow\uparrow(r0, w1)$; $\downarrow\uparrow(r1, w0)$; $\uparrow\downarrow(r0)$ }
- Detects AF, SAF, TF, & all CF
- March C detects all eight cases of CF_{id}
→ A_1 is aggressor and A_3 is victim
→ The other four cases (A_1 is V, A_3 is A) are symmetric

A_3	$0/1$
A_2	0
A_1	$0 \rightarrow 1$

$\uparrow(r0, w1)$

V	$1/0$
A_2	1
A	$0 \rightarrow 1$

$\uparrow(r0, w1); \uparrow(r1, w0)$

V	$1/0$
A_2	1
A	$1 \rightarrow 0$

$\uparrow(r1, w0)$

V	$0/1$
A_2	0
A	$1 \rightarrow 0$

$\uparrow(r1, w0); \downarrow(r0)$

DC Parametric Testing

- Contains:
 1. Open / Short test.
 2. Power consumption test.
 3. Leakage test.
 4. Threshold test.
 5. Output drive current test.
 6. Output short current test.

AC Parametric Testing

- **Output signal:** - the rise & fall times.
- **Relationship between input signals:**
 - the setup & hold times.
- **Relationship between input and output signals:**
 - the delay & access times.
- **Successive relationship between input and output signals:**
 - the speed test.


Dynamic Faults

- 1. Recovery faults:**
 - Sense amplifier recovery
 - Write recovery.
- 2. Retention faults:**
 - Sleeping sickness
 - Refresh line stuck-at
 - Static data loss.
- 3. Bit-line precharge voltage imbalance faults.**


BIST: Pros & Cons

- **Advantages:**
 1. Minimal use of testers.
 2. Can be used for embedded RAMs.
- **Disadvantages:**
 1. Silicon area overhead.
 2. Speed; slow access time.
 3. Extra pins or multiplexing pins.
 4. Testability of the test hardware itself.
 5. A high fault coverage is a challenge.


Typical Memory BIST Architecture Using Mentor's Architecture



Multiple Memory BIST Architecture




Serial Testing of Embedded RAM




Built-in Self-Repair

- **BIST can only identify faulty chip.**
- **Laser cut may be infeasible in some cases, e.g., field testing.**
- **Two types:**
 - **Use fault-array comparator**
 - **Repair by cell**
 - **Repair by column (or row)**
 - **Use switch array**

BISR Using Switch Array




BISR via Fault-Address Comparison



Testing and Diagnostic Methods for Multiple Embedded Memory

- Introduction
- Parallel BIST Method
- Parallel BISD Method
- Parallel Transparent BIST Method
- Parallel Transparent BISD Method


Introduction



Source: IC Insights, SIA Roadmap and others

Introduction

Area Overhead



Introduction

- Difficulties of testing memory buffers
 - Many buffers condensed in a single chip (ex. SoC)
 - Buffer size vs. BIST controller size
 - Buffers are spatially distributed on entire chip
 - Most buffers are deeply embedded inside chip


Introduction

- Difficulties of diagnosing memory buffers
 - A very limited access interface (serial interface)
 - Many faults existing together - SAF, TF, CFst ,CFdyn, CFid and CFin
 - Lack of the diagnostic information due to response compression
 - Testing and locating faults in a parallel manner


Introduction

- Low area overhead
 - adopts a scan chain and a single BIST/BISD controller
- Small test and diagnosis time
 - test and diagnosis in a parallel way
- High fault coverage
 - the “*redundant*” operations do not mask fault detection

Serial Interface



Serial Interface



SMarch Alogorithm

M1 : $\uparrow (r x w 0)^c (r 0 w 0)^c$

M2 : $\uparrow (r 0 w 1)^c (r 1 w 1)^c$

M3 : $\uparrow (r 1 w 0)^c (r 0 w 0)^c$

M4 : $\downarrow (r 0 w 1)^c (r 1 w 1)^c$

M5 : $\downarrow (r 1 w 0)^c (r 0 w 0)^c$

M6 : $\downarrow (r 0 w 1)^c (r 1 w 1)^c$


SMarch Alogorithm

Time	Operation	Si	Word contents	So				
0		0	<table border="1"><tr><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	1	1	1	1	0
1	1	1	1					
1	R1	0	<table border="1"><tr><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>	1	1	1	1	1
1	1	1	1					
2	W0	0	<table border="1"><tr><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>	0	1	1	1	1
0	1	1	1					
3	R1	0	<table border="1"><tr><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>	0	1	1	1	1
0	1	1	1					
4	W0	0	<table border="1"><tr><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>	0	0	1	1	1
0	0	1	1					
5	R1	0	<table border="1"><tr><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>	0	0	1	1	1
0	0	1	1					
6	W0	0	<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>	0	0	0	1	1
0	0	0	1					
7	R1	0	<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>	0	0	0	1	1
0	0	0	1					
8	W0	0	<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	0	1
0	0	0	0					


(R1W0)⁴

MISR

- BIST Response Compress Scheme
 - MISR (Multiple Input Signature Register)



MISR




Fault Model

- Stuck-at fault (SAF): The logic value of memory is always stuck-at 1 (SA1) or 0 (SA0)
- Transition fault (TF): A cell fails to undergo a $0 \rightarrow 1$ (SA0) or $1 \rightarrow 0$ (SA1)


Fault Model

- Coupling Fault (CF):


- * State coupling fault (CFst)




- * Indempotent coupling fault (CFid)



- * Inversion coupling fault (CFin)




- * Dynamic coupling fault (CFdyn)




Daisy Chain Method

- Daisy chain method
 - All RAMs must have the same number of words
 - The test time is determined by the total word width of all memory arrays
 - Adopts SMarch



Time Multiplex Method

- Time Multiplex method
 - Test one RAM at a time
 - Additional reconfigurable counter required to deal with different array sizes
 - Adopts SMarch



Parallel BIST Method


An Off-Line Solution

Parallel BIST Method

- Basic idea
 - Adopt the maximum word width of all buffers
 - Adopt the maximum word length of all buffers
- Large-size buffer dominates the test process
- Small-size buffer might receive extra patterns


Parallel BIST Method

BIST circuit




Parallel BIST Method

- Different length problem
- Redundant operations
- SMarch can not deal with $r1$ and $r0$ simultaneously




Parallel BIST Method

Horizontal Redundant March Operations:



Parallel BIST Method

Vertical Redundant March Operations:



Parallel BIST Method

RSMarch (Redundant SMarch) Algorithm:

M1 : $\uparrow_0^{n'-1} (r_{xw0})^{c'} (r_{0w0})^{c-c'} (r_{0w0})^{c'} (r_{0w0})^{c-c'}$
 $(\uparrow_0^{n'-1} (r_{0w0})^{2c})^{\lfloor n/n' \rfloor - 1}$
 $\uparrow_0^{(n \bmod n')-1} (r_{0w0})^{2c}$

M2 : $\uparrow_0^{n'-1} (r_{0w1})^{c'} (r_{1w1})^{c-c'} (r_{1w1})^{c'} (r_{1w1})^{c-c'}$
 $(\uparrow_0^{n'-1} (r_{1w1})^{2c})^{\lfloor n/n' \rfloor - 1}$
 $\uparrow_0^{(n \bmod n')-1} (r_{1w1})^{2c}$


M3 : $\uparrow_0^{n'-1} (r_{1w0})^{c'} (r_{0w0})^{c-c'} (r_{0w0})^{c'} (r_{0w0})^{c-c'}$
 $(\uparrow_0^{n'-1} (r_{0w0})^{2c})^{\lfloor n/n' \rfloor - 1}$
 $\uparrow_0^{(n \bmod n')-1} (r_{0w0})^{2c}$

M4 : $\downarrow_0^{n'-1} (r_{0w1})^{c'} (r_{1w1})^{c-c'} (r_{1w1})^{c'} (r_{1w1})^{c-c'}$
 $(\downarrow_0^{n'-1} (r_{1w1})^{2c})^{\lfloor n/n' \rfloor - 1}$
 $\downarrow_0^{(n \bmod n')-1} (r_{1w1})^{2c}$

M5 : $\downarrow_0^{n'-1} (r_{1w0})^{c'} (r_{0w0})^{c-c'} (r_{0w0})^{c'} (r_{0w0})^{c-c'}$
 $(\downarrow_0^{n'-1} (r_{0w0})^{2c})^{\lfloor n/n' \rfloor - 1}$
 $\downarrow_0^{(n \bmod n')-1} (r_{0w0})^{2c}$


M6 : $\downarrow_0^{n'-1} (r_{0w1})^{c'} (r_{1w1})^{c-c'} (r_{1w1})^{c'} (r_{1w1})^{c-c'}$
 $(\downarrow_0^{n'-1} (r_{1w1})^{2c})^{\lfloor n/n' \rfloor - 1}$
 $\downarrow_0^{(n \bmod n')-1} (r_{1w1})^{2c}$

Split Mode Test



$xy:00, 11, \underline{01,10}$


Parallel BIST Method




Parallel BISD Method

An Off-Line Solution

A serial fault masking effect




(1) The serial fault masking effects for SAF




(2) The serial fault masking effects by TF and CFst faults.

Bi-directional Serial Interface



A Parallel Diagnosis Scheme




DiagRSMarch Algorithm

/* L: shift left, R: shift right */


Parallel Transparent BIST Method

An On-Line Solution


Transparent Test Interface



Transparent BIST Scheme




The Horizontal TRSMarch




The Identification

M1:



(a)

M2:




(b)


The TRSMarch

- Check tested result Exercitation
-
- M1 : $\uparrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{\text{circle}} [r(ai)w(/ai)]$
- M2 : $\uparrow_0^{n'-1} r(/ai)[s(/ai)^c s(/ai)^{c-c'}]_{\text{circle}} [r(/ai)w(ai)]$
- M3 : $\uparrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{\text{circle}}$
- M4 : $\downarrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{\text{circle}} [r(ai)w(/ai)]$
- M5 : $\downarrow_0^{n'-1} r(/ai)[s(/ai)^c s(/ai)^{c-c'}]_{\text{circle}} [r(/ai)w(ai)]$
- M6 : $\downarrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{\text{circle}}$

An Interrupt Scheme



An Interrupt Interface



Fault Coverage Analysis

Theorem 15: For a CFst in the same word, the detection probability equals to $1 - (3/4)^n$ while performing the TRSMarch algorithm n times.

Ex. If $n=10$, then $1 - (3/4)^{10} = 0.944$ (i.e., 94.4%).

An Eight TRSMarch

M1 : $\uparrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{circle} [r(ai)w(/ai)]$

M2 : $\uparrow_0^{n'-1} r(/ai)[s(/ai)^c s(/ai)^{c-c'}]_{circle} [r(/ai)w(ai)]$

M3 : $\uparrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{circle}$

M4 : $\downarrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{circle} [r(ai)w(/ai)]$

M5 : $\downarrow_0^{n'-1} r(/ai)[s(/ai)^c s(/ai)^{c-c'}]_{circle} [r(/ai)w(ai)]$

M6 : $\downarrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{circle} [r(ai)w(ei)]$

M7 : $\downarrow_0^{n'-1} r(ei)[s(ei)^c s(ei)^{c-c'}]_{circle} [r(ei)w(ai)]$


M8 : $\downarrow_0^{n'-1} r(ai)[s(ai)^c s(ai)^{c-c'}]_{circle} [r(/ai)w(ai)]$

note: the format of ai is QQ, /ai is /Q/Q and ei is Q/Q




Parallel Transparent BISD Method

An On-Line Solution


A Transparent Diagnostic Interface



A Circular Comparing Scheme



A Window Based Method



A Seven March TDiagRSMarch

M1 : $\uparrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(/ai)]$

M2 : $\uparrow_j^{j+2} \{ r(/ai) [s(/ai)^c s(/ai)^{c-c'}]_{circle} \}_{j+1} [r(/ai) w(ai)]$

M3 : $\downarrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(/ai)]$

M4 : $\downarrow_j^{j+2} \{ r(/ai) [s(/ai)^c s(/ai)^{c-c'}]_{circle} \}_{j+1} [r(/ai) w(ai)]$

M5 : $\uparrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(di)]$

M6 : $\uparrow_j^{j+2} \{ r(di) [s(di)^c s(di)^{c-c'}]_{circle} \}_{j+1} [r(di) w(/di)]$

M7 : $\downarrow_j^{j+2} \{ r(/di) [s(/di)^c s(/di)^{c-c'}]_{circle} \}_{j+1} [r(/di) w(ai)]$

A Five March TDiagRSMarch

M1 : $\uparrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(ai)]$


M2 : $\uparrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(ai)]$

M3 : $\downarrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(ai)]$


M4 : $\downarrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \}_{j+1} [r(ai) w(ai)]$

M5 : $\uparrow_j^{j+2} \{ r(ai) [s(ai)^c s(ai)^{c-c'}]_{circle} \}_{j+1}$


An Identify Scheme



An Interrupt Interface



A Self-Repair Flow Chart



A BIST/BISD Scheme

