

Introduction to CMOS VLSI Design

Lecture 4: DC & Transient Response

Outline

- ☐ DC Response
- ☐ Logic Levels and Noise Margins
- ☐ Transient Response
- ☐ Delay Estimation

Activity

- 1) If the width of a transistor increases, the current will
increase
decrease
not change
- 2) If the length of a transistor increases, the current will
increase
decrease
not change
- 3) If the supply voltage of a chip increases, the maximum transistor current will
increase
decrease
not change
- 4) If the width of a transistor increases, its gate capacitance will
increase
decrease
not change
- 5) If the length of a transistor increases, its gate capacitance will
increase
decrease
not change
- 6) If the supply voltage of a chip increases, the gate capacitance of each transistor will
increase
decrease
not change

4: DC and Transient Response

CMOS VLSI Design

Slide 3

Activity

- 1) If the width of a transistor increases, the current will
increase
decrease
not change
- 2) If the length of a transistor increases, the current will
increase
decrease
not change
- 3) If the supply voltage of a chip increases, the maximum transistor current will
increase
decrease
not change
- 4) If the width of a transistor increases, its gate capacitance will
increase
decrease
not change
- 5) If the length of a transistor increases, its gate capacitance will
increase
decrease
not change
- 6) If the supply voltage of a chip increases, the gate capacitance of each transistor will
increase
decrease
not change

4: DC and Transient Response

CMOS VLSI Design

Slide 4

DC Response

□ DC Response: V_{out} vs. V_{in} for a gate

□ Ex: Inverter

– When $V_{in} = 0$ $\rightarrow V_{out} = V_{DD}$

– When $V_{in} = V_{DD}$ $\rightarrow V_{out} = 0$


– In between, V_{out} depends on transistor size and current

– By KCL, must settle such that

$$I_{dsn} = |I_{dsp}|$$

– We could solve equations

– But graphical solution gives more insight



Transistor Operation

□ Current depends on region of transistor behavior

□ For what V_{in} and V_{out} are nMOS and pMOS in


– Cutoff?

– Linear?

– Saturation?

nMOS Operation

Cutoff	Linear	Saturated
$V_{gsn} <$	$V_{gsn} >$	$V_{gsn} >$
	$V_{dsn} <$	$V_{dsn} >$




4: DC and Transient Response

CMOS VLSI Design

Slide 7

nMOS Operation

Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
	$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$



4: DC and Transient Response

CMOS VLSI Design


Slide 8

nMOS Operation

Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
	$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$

$$V_{gsn} = V_{in}$$

$$V_{dsn} = V_{out}$$



4: DC and Transient Response

CMOS VLSI Design


Slide 9

nMOS Operation

Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$ $V_{in} < V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$	$V_{gsn} > V_{tn}$ $V_{in} > V_{tn}$
	$V_{dsn} < V_{gsn} - V_{tn}$ $V_{out} < V_{in} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$ $V_{out} > V_{in} - V_{tn}$

$$V_{gsn} = V_{in}$$

$$V_{dsn} = V_{out}$$




4: DC and Transient Response

CMOS VLSI Design

Slide 10

pMOS Operation

Cutoff	Linear	Saturated
$V_{gsp} >$	$V_{gsp} <$	$V_{gsp} <$
	$V_{dsp} >$	$V_{dsp} <$




4: DC and Transient Response

CMOS VLSI Design

Slide 11

pMOS Operation

Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
	$V_{dsp} > V_{gsp} - V_{tp}$	$V_{dsp} < V_{gsp} - V_{tp}$



4: DC and Transient Response

CMOS VLSI Design

Slide 12


pMOS Operation

Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
	$V_{dsp} > V_{gsp} - V_{tp}$	$V_{dsp} < V_{gsp} - V_{tp}$

$$V_{gsp} = V_{in} - V_{DD}$$

$$V_{tp} < 0$$

$$V_{dsp} = V_{out} - V_{DD}$$



4: DC and Transient Response

CMOS VLSI Design

Slide 13


pMOS Operation

Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$	$V_{gsp} < V_{tp}$	$V_{gsp} < V_{tp}$
$V_{in} > V_{DD} + V_{tp}$	$V_{in} < V_{DD} + V_{tp}$	$V_{in} < V_{DD} + V_{tp}$
	$V_{dsp} > V_{gsp} - V_{tp}$	$V_{dsp} < V_{gsp} - V_{tp}$
	$V_{out} > V_{in} - V_{tp}$	$V_{out} < V_{in} - V_{tp}$

$$V_{gsp} = V_{in} - V_{DD}$$

$$V_{tp} < 0$$

$$V_{dsp} = V_{out} - V_{DD}$$




4: DC and Transient Response

CMOS VLSI Design

Slide 14

I-V Characteristics

- Make pMOS is wider than nMOS such that $\beta_n = \beta_p$




4: DC and Transient Response

CMOS VLSI Design

Slide 15

Current vs. V_{out} , V_{in}




4: DC and Transient Response

CMOS VLSI Design

Slide 16

Load Line Analysis

- For a given V_{in} :
 - Plot I_{dsn} , I_{dsp} vs. V_{out}
 - V_{out} must be where |currents| are equal in




4: DC and Transient Response

CMOS VLSI Design

Slide 17

Load Line Analysis

- $V_{in} = 0$




4: DC and Transient Response

CMOS VLSI Design

Slide 18

Load Line Analysis

□ $V_{in} = 0.2V_{DD}$




4: DC and Transient Response

CMOS VLSI Design

Slide 19

Load Line Analysis

□ $V_{in} = 0.4V_{DD}$




4: DC and Transient Response

CMOS VLSI Design

Slide 20

Load Line Analysis

□ $V_{in} = 0.6V_{DD}$




4: DC and Transient Response

CMOS VLSI Design

Slide 21

Load Line Analysis

□ $V_{in} = 0.8V_{DD}$




4: DC and Transient Response

CMOS VLSI Design

Slide 22

Load Line Analysis

□ $V_{in} = V_{DD}$




4: DC and Transient Response

CMOS VLSI Design

Slide 23

Load Line Summary




4: DC and Transient Response

CMOS VLSI Design

Slide 24

DC Transfer Curve

- Transcribe points onto V_{in} vs. V_{out} plot



4: DC and Transient Response


CMOS VLSI Design

Slide 25

Operating Regions

- Revisit transistor operating regions

Region	nMOS	pMOS
A		
B		
C		
D		
E		



4: DC and Transient Response


CMOS VLSI Design

Slide 26

Operating Regions

- Revisit transistor operating regions

Region	nMOS	pMOS
A	Cutoff	Linear
B	Saturation	Linear
C	Saturation	Saturation
D	Linear	Saturation
E	Linear	Cutoff




4: DC and Transient Response

CMOS VLSI Design

Slide 27

Beta Ratio

- If $\beta_p / \beta_n \neq 1$, switching point will move from $V_{DD}/2$
- Called *skewed gate*
- Other gates: collapse into equivalent inverter



4: DC and Transient Response

CMOS VLSI Design

Slide 28




Figure 7.34 Relative FET sizing

CMOS VLSI Design




Figure 7.35 Sizing for 3-input gates

CMOS VLSI Design





Figure 7.36 Sizing of a complex logic gate

CMOS VLSI Design

Noise Margins

- How much noise can a gate input see before it does not recognize the input?




4: DC and Transient Response

CMOS VLSI Design

Slide 32

Logic Levels

- ❑ To maximize noise margins, select logic levels at




4: DC and Transient Response

CMOS VLSI Design

Slide 33

Logic Levels

- ❑ To maximize noise margins, select logic levels at
 - unity gain point of DC transfer characteristic



4: DC and Transient Response

CMOS VLSI Design

Slide 34

Transient Response

- ❑ *DC analysis* tells us V_{out} if V_{in} is constant
- ❑ *Transient analysis* tells us $V_{out}(t)$ if $V_{in}(t)$ changes
 - Requires solving differential equations
- ❑ Input is usually considered to be a step or ramp
 - From 0 to V_{DD} or vice versa


Inverter Step Response

- ❑ Ex: find step response of inverter driving load cap

$$V_{in}(t) =$$

$$V_{out}(t < t_0) =$$

$$\frac{dV_{out}(t)}{dt} =$$




Inverter Step Response

- Ex: find step response of inverter driving load cap

$$V_{in}(t) = u(t - t_0)V_{DD}$$

$$V_{out}(t < t_0) =$$

$$\frac{dV_{out}(t)}{dt} =$$




Inverter Step Response

- Ex: find step response of inverter driving load cap

$$V_{in}(t) = u(t - t_0)V_{DD}$$

$$V_{out}(t < t_0) = V_{DD}$$

$$\frac{dV_{out}(t)}{dt} =$$



Inverter Step Response


□ Ex: find step response of inverter driving load cap

$$V_{in}(t) = u(t - t_0)V_{DD}$$

$$V_{out}(t < t_0) = V_{DD}$$

$$\frac{dV_{out}(t)}{dt} = -\frac{I_{dsn}(t)}{C_{load}}$$

$$I_{dsn}(t) = \begin{cases} 0 & t \leq t_0 \\ V_{out} > V_{DD} - V_t \\ V_{out} < V_{DD} - V_t \end{cases}$$



4: DC and Transient Response

CMOS VLSI Design

Slide 39

Inverter Step Response


□ Ex: find step response of inverter driving load cap

$$V_{in}(t) = u(t - t_0)V_{DD}$$

$$V_{out}(t < t_0) = V_{DD}$$

$$\frac{dV_{out}(t)}{dt} = -\frac{I_{dsn}(t)}{C_{load}}$$

$$I_{dsn}(t) = \begin{cases} 0 & t \leq t_0 \\ \frac{\beta}{2}(V_{DD} - V_t)^2 & V_{out} > V_{DD} - V_t \\ \beta(V_{DD} - V_t - \frac{V_{out}(t)}{2})V_{out}(t) & V_{out} < V_{DD} - V_t \end{cases}$$



4: DC and Transient Response

CMOS VLSI Design

Slide 40

Inverter Step Response



- Ex: find step response of inverter driving load cap

$$V_{in}(t) = u(t - t_0)V_{DD}$$

$$V_{out}(t < t_0) = V_{DD}$$

$$\frac{dV_{out}(t)}{dt} = -\frac{I_{dsn}(t)}{C_{load}}$$

$$I_{dsn}(t) = \begin{cases} 0 & t \leq t_0 \\ \frac{\beta}{2}(V_{DD} - V_t)^2 & V_{out} > V_{DD} - V_t \\ \beta\left(V_{DD} - V_t - \frac{V_{out}(t)}{2}\right)V_{out}(t) & V_{out} < V_{DD} - V_t \end{cases}$$



4: DC and Transient Response

CMOS VLSI Design

Slide 41

Delay Definitions

- t_{pdr} :
- t_{pdf} :
- t_{pd} :
- t_r :
- t_f : fall time

4: DC and Transient Response

CMOS VLSI Design

Slide 42

Delay Definitions


- ❑ t_{pdr} : *rising propagation delay*
 - From input to rising output crossing $V_{DD}/2$
- ❑ t_{pdf} : *falling propagation delay*
 - From input to falling output crossing $V_{DD}/2$
- ❑ t_{pd} : *average propagation delay*
 - $t_{pd} = (t_{pdr} + t_{pdf})/2$
- ❑ t_r : *rise time*
 - From output crossing $0.2 V_{DD}$ to $0.8 V_{DD}$
- ❑ t_f : *fall time*
 - From output crossing $0.8 V_{DD}$ to $0.2 V_{DD}$

Delay Definitions

- ❑ t_{cdr} : *rising contamination delay*
 - From input to rising output crossing $V_{DD}/2$
- ❑ t_{cdf} : *falling contamination delay*
 - From input to falling output crossing $V_{DD}/2$
- ❑ t_{cd} : *average contamination delay*
 - $t_{pd} = (t_{cdr} + t_{cdf})/2$

Simulated Inverter Delay

- ❑ Solving differential equations by hand is too hard
- ❑ SPICE simulator solves the equations numerically
 - Uses more accurate I-V models too!
- ❑ But simulations take time to write



4: DC and Transient Response

CMOS VLSI Design

Slide 45

Delay Estimation

- ❑ We would like to be able to easily estimate delay
 - Not as accurate as simulation
 - But easier to ask “What if?”
- ❑ The step response usually looks like a 1st order RC response with a decaying exponential.
- ❑ Use RC delay models to estimate delay
 - C = total capacitance on output node
 - Use *effective resistance* R
 - So that $t_{pd} = RC$
- ❑ Characterize transistors by finding their effective R
 - Depends on average current as gate switches


4: DC and Transient Response

CMOS VLSI Design

Slide 46

RC Delay Models

- ❑ Use equivalent circuits for MOS transistors
 - Ideal switch + capacitance and ON resistance
 - Unit nMOS has resistance R , capacitance C
 - Unit pMOS has resistance $2R$, capacitance C
- ❑ Capacitance proportional to width
- ❑ Resistance inversely proportional to width



4: DC and Transient Response

CMOS VLSI Design

Slide 47

Example: 3-input NAND

- ❑ Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).


4: DC and Transient Response

CMOS VLSI Design

Slide 48

Example: 3-input NAND

- Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).




4: DC and Transient Response

CMOS VLSI Design

Slide 49

Example: 3-input NAND

- Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).




4: DC and Transient Response

CMOS VLSI Design

Slide 50

3-input NAND Caps

- Annotate the 3-input NAND gate with gate and diffusion capacitance.




4: DC and Transient Response

CMOS VLSI Design

Slide 51

3-input NAND Caps

- Annotate the 3-input NAND gate with gate and diffusion capacitance.




4: DC and Transient Response

CMOS VLSI Design

Slide 52

3-input NAND Caps

- Annotate the 3-input NAND gate with gate and diffusion capacitance.



4: DC and Transient Response

CMOS VLSI Design


Slide 53

Elmore Delay

- ON transistors look like resistors
- Pullup or pulldown network modeled as *RC ladder*
- Elmore delay of RC ladder

$$t_{pd} \approx \sum_{\text{nodes } i} R_{i\text{-to-source}} C_i$$

$$= R_1 C_1 + (R_1 + R_2) C_2 + \dots + (R_1 + R_2 + \dots + R_N) C_N$$




4: DC and Transient Response

CMOS VLSI Design

Slide 54

Example: 2-input NAND

- Estimate worst-case rising and falling delay of 2-input NAND driving h identical gates.




4: DC and Transient Response

CMOS VLSI Design

Slide 55

Example: 2-input NAND

- Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates.




4: DC and Transient Response

CMOS VLSI Design

Slide 56

Example: 2-input NAND

- Estimate **rising** and falling propagation delays of a 2-input NAND driving h identical gates.




4: DC and Transient Response

CMOS VLSI Design

Slide 57

Example: 2-input NAND

- Estimate **rising** and falling propagation delays of a 2-input NAND driving h identical gates.




4: DC and Transient Response

CMOS VLSI Design

Slide 58

Example: 2-input NAND

- Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates.





4: DC and Transient Response

CMOS VLSI Design

Slide 59

Example: 2-input NAND

- Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates.



$$t_{pdf} =$$


4: DC and Transient Response

CMOS VLSI Design

Slide 60

Example: 2-input NAND

- Estimate rising and falling propagation delays of a 2-input NAND driving h identical gates.



$$t_{pdf} = (2C)\left(\frac{R}{2}\right) + [(6+4h)C]\left(\frac{R}{2} + \frac{R}{2}\right) = (7+4h)RC$$

4: DC and Transient Response

CMOS VLSI Design

Slide 61

Delay Components

- Delay has two parts
 - Parasitic delay*
 - 6 or 7 RC
 - Independent of load
 - Effort delay*
 - 4h RC
 - Proportional to load capacitance


4: DC and Transient Response

CMOS VLSI Design

Slide 62

Contamination Delay

- ❑ Best-case (contamination) delay can be substantially less than propagation delay.
- ❑ Ex: If both inputs fall simultaneously




4: DC and Transient Response

CMOS VLSI Design

Slide 63

Diffusion Capacitance

- ❑ we assumed contacted diffusion on every s / d.
- ❑ Good layout minimizes diffusion area
- ❑ Ex: NAND3 layout shares one diffusion contact
 - Reduces output capacitance by 2C
 - Merged uncontacted diffusion might help too





4: DC and Transient Response

CMOS VLSI Design

Slide 64

Layout Comparison

❑ Which layout is better?



4: DC and Transient Response

CMOS VLSI Design

Slide 65