Computer-Aided VLSI System Design

Homework 2: Simple RISC-V CPU

Graduate Institute of Electronics Engineering, National Taiwan University



Goal


- In this homework, you will learn
 - How to write testbench
 - How to design FSM
 - How to use IP
 - Generate patterns for testing

Introduction




Central Processing Unit (CPU) is the important core in the computer system. In this homework, you are asked to design a simple RISC-V CPU [1], which contains the basic module of program counter, ALU and register files. The instruction set of the simple CPU is similar to RISC-V structure.

Instruction set



Block Diagram





Input/Output




Signal Name	I/O	Width	Simple Description	
i_clk	I	1	Clock signal in the system.	
i_rst_n	I	1	Active low asynchronous reset.	
o_we	0	1	Write enable of memory Set low for reading mode, and high for writing mode	
o_addr	0	32	Address for memory	
o_wdata	0	32	Unsigned data input to memory	
i_rdata	I	32	Unsigned data output from memory	
o_status	0	3	Status of core processing to each instruction	
o_status_valid	0	1	Set high if ready to output status	



- All outputs should be synchronized at clock rising edge.
- Memory is provided. All values in memory are reset to be zero.
- You should create 32 signed 32-bit registers and 32 singleprecision floating-point registers in register file.
- Less than 1024 instructions are provided for each pattern.
- The whole processing time can't exceed 120000 cycles for each pattern.




 You should set all your outputs and register file to be zero when i_rst_n is low. Active low asynchronous reset is used.



All output must be zero when reset




To load data from the data memory, set o_d_we to 0 and o_d_addr to relative address value. i_d_rdata can be received at the next rising edge of the clock.






 To save data to the data memory, set o_d_we to 1, o_d_addr to relative address value, and o_d_wdata to the written data.






- Your o_status_valid should be turned to high for only one cycle for every o_status.
- The testbench will get your output at negative clock edge to check the o_status if your o_status_valid is high.






 When you set o_status_valid to high and o_status to 5, stop processing. The testbench will check your data memory value with golden data.





 If overflow happened, stop processing and raise o_status_valid to high and set o_status to 4. The testbench will check your data memory value with golden data.




Program Counter



 Program counter is used to control the address of instruction memory.

\$pc = \$pc + 4 for every instruction (except beq, blt)



Memory		
Addr.	Instruction	
0	addi \$1 \$0 20	
4	addi \$2 \$0 12	
•	•	

imm[11:5]

r2/f2

r1/f1

imm[4:0]

Instruction mapping



R-type

31	25	24	20	19	15	14	12	11		7	6	0
funct7		r2/	/f2	r1,	/f1	fur	nct3		rd/fd		opc	ode
• I-type			20	40	4 =		40	4.4		_		
31			20	19	<u> 15</u>	14	12	11			6	0
imm[11:	0]			r1,	/f1	fur	nct3		rd/fd		opc	ode
S-type												
31	25	24	20	19	15	14	12	11		7	6	0

funct3

opcode

Instruction mapping (cont'd)



B-type

31	30 25	24 20	19 15	14 12	11 8	7	6 0
imm[12]	imm[10:5]	r2/f2	r1/f1	funct3	imm[4:1]	imm[11]	opcode

EOF

31 7	6	0
Not used	opco	ode

Instruction



Operation	Assemble	Туре	Meaning	Note
Add	add	R	\$rd = \$r1 + \$r2	Signed Operation
Subtract	sub	R	\$rd = \$r1 - \$r2 Signed Operation	
Add immediate	addi	I	\$rd = \$r1 + im	Signed Operation
Load word	lw	I	\$rd = Mem[\$r1 + im]	Signed Operation
Store word	sw	S	Mem[\$r1 + im] = \$r2	Signed Operation
Branch on equal	beq	В	if($r1==r2$), $pc = pc + im$; else, $pc = pc + 4$	PC-relative Signed Operation
Branch less than	blt	В	if(\$r1<\$r2), \$pc = \$pc + im; else, \$pc = \$pc + 4	PC-relative Signed Operation
Set on less than	slt	R	if(\$r1<\$r2), \$rd = 1; else, \$rd = 0	Signed Operation
Shift left logical	sll	R	\$rd = \$r1 << \$r2	Unsigned Operation
Shift right logical	srl	R	\$rd = \$r1 >> \$r2	Unsigned Operation

Instruction (cont'd)



Operation	Assemble	Туре	Meaning	Note
Floating-point add	fadd	R	\$fd = \$f1 + \$f2	Floating-point Operation
Floating-point substract	fsub	R	\$fd = \$f1 - \$f2	Floating-point Operation
Load floating-point	flw	I	\$fd = Mem[\$r1 + im]	Signed Operation
Store floating-point	fsw	S	Mem[\$r1 + im] = \$f2	Signed Operation
Floating-point classify	fclass	R	Classify floating-point format	Floating-point Operation
Floating-point set less than	flt	R	if(\$f1<\$f2), \$rd = 1; else, \$rd = 0	Floating-point Operation
End of File	eof	EOF	Stop processing	Last instruction in the pattern

Note: The notation of **im** in I-type instruction is **2's complement.**

Note: The \$r notes that the data is read/written to **integer register file**; the \$f notes that the data is read/written to **floating-point register file**.

Floating Point



- For instructions fadd, fsub, fclass, flt, you will have to implement operations with floating point format
- IEEE-754 single precision format [2]
 - 1 signed bit
 - 8 exponent bit
 - 23 mantissa bit

[31]	[30:23]	[22:0]
sign	exponent	mantissa

31

IEEE-754 Single Precision Format



[31]	[30:23]	[22:0]
sign	exponent	mantissa

31

Single-Format Bit Pattern	Value
0 < e < 255	$(-1)^s \times 2^{e-127} \times 1.m$ (normal numbers)
e = 0; m ≠ 0 (at least one bit in f is nonzero)	$(-1)^s \times 2^{-126} \times 0.m$ (subnormal numbers)
e = 0; m = 0 (all bits in f are zero)	$(-1)^s \times 0.0$ (signed zero)
s = 0; e = 255; m = 0 (all bits in f are zero)	+INF (positive infinity)
s = 1; e = 255; m = 0 (all bits in f are zero)	-INF (negative infinity)
e = 255; m \neq 0 (at least one bit in f is nonzero)	NaN (Not-a-Number)

Round to Nearest Even



 For instructions fadd, fsub, you will have to round the mantissa with round to nearest even [3]

Rounding

1.BBGRXXX

Guard bit: LSB of result -

Sticky bit: OR of remaining bits

Round bit: 1st bit removed

Round up conditions

- Round = 1, Sticky = 1 → > 0.5
- Guard = 1, Round = 1, Sticky = 0 → Round to even

Value	Fraction	GRS	Incr?	Rounded
128	1.0000000	000	N	1.000
15	1.1010000	100	N	1.101
17	1.0001000	010	N	1.000
19	1.0011000	110	Y	1.010
138	1.0001010	011	Y	1.001
63	1.1111100	111	Y	10.000

Floating Point Classification



 For instruction fclass, you will have to classify the floatingpoint number stored in registers

Class	Meaning		
0	Negative infinite		
1	Negative normal number		
2	Negative subnormal number		
3	Negative zero		
4	Positive zero		
5	Positive subnormal number		
6	Positive normal number		
7	Positive infinite		
8	NaN		

Memory IP



- Size: 2048 × 32 bit
- i_add[12:2] for address mapping in memory
- Instructions are stored in address 0 address 4095
- Data are should be write to address 4096 address 8191

Status

6 statuses of o_status

o_status[2:0]	Definition
3'd0	R_TYPE_SUCCESS
3'd1	I_TYPE_SUCCESS
3'd2	S_TYPE_SUCCESS
3'd3	B_TYPE_SUCCESS
3'd4	INVALID_TYPE
3'd5	EOF_TYPE

Invalid operation



- Invalid operation may happened.
 - Situation1: Overflow happened at integer arithmetic instructions (add, sub, addi)
 - Situation2: Infinite, NaN happened at floating-point arithmetic instructions (fadd, fsub, flt)
 - Do not consider when loading/storing infinite or NaN numbers from memory
 - Do not consider when executing fclass on infinite or NaN numbers

Invalid operation



- Invalid operation may happened.
 - Situation3: If output address are mapped to unknown address in memory.
 - Consider the case when trying to load/store the address of instruction memory
 - Consider the case when program counter is fetching instruction from the address of data memory
 - Do not consider the case if instruction address is beyond eof, but the address mapping is in the size of instruction memory

rtl.f



Filelist

core.v



Do not modify interface

define.v



Do not modify

```
DO NOT MODIFY THIS FILE
// status definition
define R TYPE 0
define I TYPE 1
define S TYPE 2
define B TYPE 3
define INVALID TYPE 4
define ECALL TYPE 5
// opcode definition
define OP ADD
                 7'b0110011
define OP SUB
                 7'b0110011
define OP ADDI
                  7'b0010011
define OP LW
                 7'b0000011
define OP SW
                 7'b0100011
define OP BEQ
                 7'b1100011
define OP BNE
                 7'b1100011
define OP SLT
                  7'b0110011
define OP FADD
                  7'b1010011
define OP FSUB
                  7'b1010011
define OP FLW
                 7'b0000111
define OP FSW
                 7'b0100111
define OP FCLASS 7'b1010011
define OP FLT
                  7'b1010011
define OP_ECALL 7'b1110011
```

```
funct7 definition
define FUNCT7 ADD
                     7'b0000000
define FUNCT7 SUB
                     7'b0100000
define FUNCT7 SLT
                     7'b0000000
define FUNCT7 FADD
                     7'b0000000
define FUNCT7 FSUB
                     7'b0000100
define FUNCT7 FCLASS 7'b1110000
define FUNCT7 FLT
                     7'b1010000
/ funct3 definition
define FUNCT3 ADD
                     3'b000
define FUNCT3 SUB
                     3'b000
define FUNCT3 ADDI
                     3'b000
define FUNCT3 LW
                     3'b010
define FUNCT3 SW
                     3'b010
define FUNCT3 BEQ
                     3'b000
define FUNCT3 BLT
                     3'b100
define FUNCT3 SLT
                     3'b010
define FUNCT3 FADD
                     3'b000
define FUNCT3 FSUB
                     3'b000
define FUNCT3 FLW
                     3'b010
define FUNCT3 FSW
                     3'b010
define FUNCT3 FCLASS 3'b000
define FUNCT3 FEQ
                     3'b010
define FUNCT3 FLT
                     3'b001
```

```
// floating class definition
define FLOAT NEG INF
                          4'b0000
define FLOAT NEG NORM
                          4'b0001
define FLOAT NEG SUBNORM 4'b0010
define FLOAT NEG ZERO
                          4'b0011
define FLOAT POS ZERO
                          4'b0100
define FLOAT POS SUBNORM 4'b0101
define FLOAT POS NORM
                          4'b0110
define FLOAT POS INF
                          4'b0111
define FLOAT NAN
                          4'b1000
```

testbed_temp.v



- Things to add in your testbench
 - Clock
 - Reset
 - Waveform file
 - Function test
 - **—** ...

```
module testbed;

wire clk, rst_n;
wire dmem_we;
wire [ 31 : 0 ] dmem_addr;
wire [ 31 : 0 ] dmem_wdata;
wire [ 31 : 0 ] dmem_rdata;
wire [ 1 : 0 ] mips_status;
wire mips_status_valid;
```

```
core u core (
   .i_clk(),
   .i_rst_n(),
   .o_status(),
   .o_status_valid(),
   .o_we(),
   .o_addr(),
    .o_wdata(),
    .i_rdata()
data_mem u_data_mem (
    .i_clk(),
    .i_rst_n(),
    .i_we(),
    .i_addr(),
    .i_wdata(),
    .o_rdata()
```

Protected Files

- The following files are protected
 - data_mem.vp

```
module data mem (
                      i clk,
    input
    input
                      i_rst_n,
    input
                      i we,
    input [ 31 : 0 ] i addr,
    input [ 31 : 0 ] i wdata,
    output [ 31 : 0 ] o rdata
 protected
&6JU@A,>B[ZKNH#f\\dWJ5ZgKY/4LTZcTK[9H@IT99E YU\L\&A8-)gLM#\H80&9
CAINT2\;]80c#b5-A;1-?4M?C77#/U@ 1&DWDI#/gT[Vd?L&5U#I6::&,-e822f.
dPcB[;AOLA8FQd+Td+L2#YEY+#D1JX1Q#6TF0N^_2@aJc(RIWe8:AN=DV.0XBTP-
B,<E/\4X\GAJbWfYF)g07^)83,802)?K+>I,9M(UXOSg2?g4RW:^,Y^?JH28>J=8
2FK>6\HU(3?LIBQQK9(:WZ+e/KCQgI/<T8FPN0KCIcU/1.=L;VQcB03PPV+G_:1\
8N,g9>],5^](9f(g?^R[DW>/[/OTa>S).K4-C=85)5S>FC6LaO\2g9Q+,Ad7fBF?
b6XA=:M7[ 3COF+ 59;H6E-Dfc7#U+&/A/A]WDWU>QUW.124=b>LE5EE04f6J:W)
44Za5?:](CHHVagBN[2/dBWMJ?2NgZ6,WN^P[W@YaI+,0]=Yb_W+?5AK/\a>SBF-
Z6M; KM/.e05RCFK+ M?\IJII8)@,@J1N^DOE033(<Rg3df<=W#b|EB3dc0g[TOb
09CRJ3G3+DbS=;VI?_&/1f-VHY/5:WE,U<3g;#d]0eRaUU4-BDZ9P-@U\Q_4&W[B
IEB(fLJM45&JGf.&MX@=N#QdV1@;gc#d0ZR/Kc@6+PfE17d.+S0f6L(+(QON-KUM
4FHe<QSVE;JNgd1U(Z0D1B57Z]RZWU^L>;>ZITDL1T?-)\E=KEF<8]5I019@fZA-
f4;NUL/a9(7</dS#+;: 9aX4P&UC^8:=1g-,b&F4I5=P e[6+99gHL+a]W/R8C()
P40gM; E>@Y1V1d9/fIP7PN1:#ffG-FUS=@?bU9SE(>=^dL,; D00X0RU00ZKaX, \
@,GLKWM,gX:DcdF2W@8M92XHHdcN>Q?M03I,C9HLE(@3=G/bb[J;TB=gLTSBB>f2
0S0; V?<6, FW=NI@^H#<aM]@) 29VETb B1Cg7gN (9CC@-2TR/; NDFdF=gM$
 endprotected
```

Command



- 01_run
 - Usage: ./01_run p0

```
vcs -f rtl.f -full64 -sverilog -R -debug_access+all
+define+$1 -v2k
```

99_clean_up

```
rm -rf *.history *.key *.log
rm -rf novas.rc novas.fsdb novas.conf
rm -rf INCA_libs nWaveLog BSSLib.lib++
```

PATTERN (1/2)



Files in PATTERN are for your references

inst_assemble.dat

R-type \$rd \$r1 \$r2 I-type S-type B-type \$r1 \$r2 im addi \$0 1024 \$0 \$1 \$0 32 addi addi \$30 127 \$31 addi -64 \$2 \$0 sub add \$2 \$3 12 beq \$6 addi \$0 s11 \$4 \$0 SW 1w \$4 \$0 64 slt \$2 \$8 \$10 \$3 \$3 add


inst.dat

PATTERN (2/2)



- Data in data.dat includes golden data in instruction memory and data memory
- You can compare the data in memory with the golden data directly

status.dat



data.dat

Grading Policy



TA will run your code with following command

vcs -f rtl.f -full64 -sverilog -R -debug_access+all
+define+p0 -v2k

- Pass the patterns to get full score
 - Provided pattern: 70% (4 patterns in total)
 - 15% for each test
 - **10%** for spyglass check
 - Hidden pattern: 30% (20 patterns in total)
 - 2% for each test (data & status both correct)

Grading Policy



Deadline: 2024/10/15 13:59:59 (UTC+8)

- No late submission is allowed
 - Any submissions after the deadline will receive 0 points
- 5-point deduction for incorrect naming or format
 - Pack all files into a single folder and compress the folder
 - Ensure that the files submitted can be decompressed and executed without issues
- No plagiarism
 - Plagiarism in any form, including copying from online sources, is strictly prohibited

Submission



 Create a folder named studentID_hw2, and put all below files into the folder

- Compress the folder studentID_hw2 in a tar file named studentID_hw2_vk.tar (k is the number of version, k =1,2,...)
 - Use lower case for student ID. (Ex. r11943133_hw2_v1.tar)
- Submit to NTU Cool

Hint



- Design your FSM with following states
 - 1. Idle
 - 2. Instruction Fetching
 - 3. Instruction decoding
 - 4. ALU computing/Load data
 - 5. Data write-back
 - 6. Next PC generation
 - 7. Process end

Discussion



NTU Cool Discussion Forum

- For any questions not related to assignment answers or privacy concerns, please use the NTU Cool discussion forum.
- TAs will prioritize answering questions on the NTU Cool discussion forum
- Email: r11943133@ntu.edu.tw
 - Title should start with [CVSD 2024 Fall HW2]
 - Email with wrong title will be moved to trash automatically

Reference



- [1] RISC-V User Manual
 - https://riscv.org/wp-content/uploads/2017/05/riscv-specv2.2.pdf
- [2] IEEE 754 Single Precision Format
 - https://zh.wikipedia.org/zh-tw/IEEE 754
- [3] Round to Nearest Even
 - https://www.cs.cmu.edu/afs/cs/academic/class/15213s16/www/lectures/04-float.pdf