

SEMESTER 2.

Micro processor

Syllabus

Unit 1: Introduction to Microprocessor

- * 8085 programming model.
- * Instruction formats, addressing models.
- * Microprocessor architecture and its application.
- * 8085 ~~map~~ pinout and signal
- * Function block diagram.

Unit 2: 8085 instructions and classification.

- * Data transfer instructions.
- * Arithmetic and logical instructions.
- * Branching and machine control instruction programming technique.
- * Looping, counting and indexing.
- * Writing assembly level program.

Unit 3: Stack (Chapter 9 on text book)

- * Push and pop subroutine
- * Call ^{and return} ~~ARST~~ * Restart, conditional call and return instruction.
- * 8 bit, ^{multi byte} BCD multiplication, Addition, Subtraction, Division
- * ~~8 bit and BCD Division.~~

Unit 4: Conversions (Chapter 8 on text book)

- * BCD to binary and Binary to BCD conversions.
- * ~~ASCII to BCD and BCD to ASCII conversion.~~
- * Binary to ASCII & ASCII to binary conversion
- * Counter and time delay

Unit 5 : 8085 Instructions. (Chapter 12 on Textbook)

* EI, DI, TRAP, RST, SIM, RIM.

* DIRECT MEMORY ACCESS

* Memory interface, memory mapped I/O

MICROPROCESSOR AND ITS APPLICATION


1: Microprocessor, computer and Assembly language.

- * The microprocessor is the programmable integrated device that has computing and decision-making capacity similar to that of the CPU of a computer.
- * It is a multipurpose, programmable, clock-driven, register-based electronic device that reads binary instructions from a storage device called memory.
- * The usual procedure of microprocessor can also perform as computer, that which accepts the data and processes data according to the instruction and provides results as output.

A programmable machine can be represented in four components;

- microprocessor
 - memory input
 - input
 - output
- These four components are connected to form a task, thus forms a system.
- The physical entities of system is known as hardware
 - A set of instructions written for microprocessor to perform task known as programs, and the group of programs is called as software.

- * Each microprocessor has a fixed set of instructions in the form of binary patterns called Machine language.
- * The binary instruction are given in abbreviated names called mnemonics. This forms the assembly language for the computer.






MICROCONTROLLER

MEMORY:

Memory is like a pages of a ~~paper~~ book notebook with space for a fixed number of binary numbers on each line. Typically each line is a 8-bit register that can store eight binary bits, and several of these registers are arranged in the sequence called memory. These registers are grouped into power of two.

MICROPROCESSOR AS CPU:-



Micro controller

- * CPU reads instructions from memory, ~~input and output~~ and perform the task specified.
- * It communicates with I/O devices ~~and~~ to accept or execute data.
- * However the timing of the communication process is controlled by group of circuits called control unit.
- * As the CPU technology brought into the single chip called microprocessor, the replacement of CPU with microprocessor for a microprocessor unit (MPU) and the computer used is called as ~~microprocessor~~ computer.
- * It implies complete processing unit with memory control signals.
- * Some of the signals need to generate using discrete devices to make the complete functional unit of MPU, because of the limited number of pins in MP package.
- * As semiconductor fabrication technology became more advanced, manufacturers were able to place not only MPU but ~~also~~ memory and I/O interfacing circuits on a single chip. This is known as microcontroller unit.

MICROPROCESSOR

MICROPROCESSOR


It is the ~~clock~~ ^{driven} clock based semiconductor device consisting of electronic logic circuits manufactured by using either LSI and VLSI.

CPU

Implemented on one or more circuit board to perform computing functions

Microprocessor

Includes all the circuit and control unit that are brought to a single chip.




* Arithmetic / Logic Unit: This is where various computing functions are performed on data. ALU performs arithmetic operations like addition, subtraction and Logical operations like AND, OR and EX-OR.

* Register Array: It consists of various data storage registers that are named as letter as B,C,D,E,H,L. These Registers are primarily used to store data ~~and~~ temporarily and retrieves them.

* Control Unit: The control unit provides the necessary timing and control signals to all the operations in the microcomputer.

* Memory: Memory stores such binary information as instructions and data, and provides that information to the processor whenever necessary. To execute programs, the MP reads instruction and data from memory and performs the computing operations in its ALU section. Results are stored either transferred to output section for display or stored for later use.




* I/O: The tertiary component of a MP-based system is Input / Output. Input devices such as switches, keyboard, A/D (Analog to digital) converter transfers binary information from outside world to M.P and Output executes the processed information from M.P to outside world. These Input and output devices with other components are combinedly known as peripherals.

SYSTEM BUS: It is the connection path between the microprocessor and peripherals. It is nothing but the group of wires carrying bits. All peripherals share the same bus. The MP communicates with only one peripheral at the time. So timing is provided by the control unit of the Microprocessor.

How does it work?

- ④ When the microprocessor is given a command to execute the program, it reads and executes one instruction at a time and finally sends the result to the seven-segment LED's for display.
- ④ The instructions are stored sequentially in the memory. The MP fetches the first instruction from memory sheet, decoded it, and execute that instruction. The sequence of fetch, decode, and execute is continues throughout the MP until it instructs to stop.
- ④ During entire program, MP uses data buses to fetch the binary instructions and data from the memory.
- ④ It uses registers to store the data and instructions temporarily and also it sends to ALU to perform a task assigned in ALU section. Finally, the result is sent out by MP in form of binary using bus lines to the seven-segment LED.


Block Diagram of 8085



Gursharan Singh Tatla
professorgstatla@gmail.com

www.eazynotes.com

2. 8085 ASSEMBLY LANGUAGE & PROGRAMMING





8085 HARDWARE MODEL

Hardware Model:

- ① Hardware shows two segments. One has 8bit register set to accumulator, ALU, flags and instruction decoder. While other has register arrays, Memory pointer registers that carries 8bit and 16 bits respectively. Both section are connected to the common interconnection called internal bus.
- ② Arithmetic and logical processes are done in ALU and are stored in accumulator and flipflops called flag. These flags are set or cleared to reflect the result.
- ③ There are three external buses ; 16 bit address bus, 8bit Data bus and control bus.
 - Address bus to send out memory address.
 - Data bus is used to send data provided to external.
 - Control signals for timing signals.

8085 Programming model :



S-sign
 Z-zero
 AC- auxiliary carry.
 CY-Carry.
 P- Parity.

Programming model consists of some segments of the ALU and registers. This model does not reflect the physical structure of the 8085 but includes the information that is critical in writing assembly language programs.

Registers: 8085 programming model uses 6 registers to store 8 bits of memory. Each register consists of 8-bit and are labeled as B, C, D, E, 14, L. They can also be combined as BC, DE, 14, L to perform as 16 bit registers. The programmer can use them to store or copy the data into it.

Accumulator: Accumulator is a part of ~~8085~~ ALU which is a 8bit register. This register is used to store 8-bit data and to perform arithmetic and logic operations. The results are also stored here.

Flags:

MP includes five flip-flops, which are set or reset after an operation according to data conditions of the result in the accumulator and other registers. They are ~~zero~~ Z, CY, S, P, AC flags. The MP uses these flags to test data conditions. These flags are critical in decision making process of the microprocessor. The conditions of the flags (set/reset) are tested through software instructions. Ex., JC → Jump to Carry → CY flag ~~is set to~~ ^{is set (!)} AC-Auxiliary carry.
Z-zero CY-carry S-sign F-Parity AC-Auxiliary carry.


Program Counter and Stack Pointer :

To hold memory address, these two concepts were brought

- * Program counter is used by M-P to sequence the execution of the instructions. It has 16-bits of memory.
- * When a byte (machine code) is fetched, the program counter is increased by one to point to the next memory location.
- * Stack pointer is used as the memory pointer. It points to a memory location in R/W memory, called the stack. The beginning of the stack is defined by loading a 16-bit address in the stack pointer.

INSTRUCTION CLASSIFICATION

8085 Instruction Set



Data transfer: Transfers (copies) data from source location to its destination.

~~Arithmetic~~ Type : • Between Registers
• Specific data to registers

- Between Memory location and a register.
- Between an I/O device and accumulator.

Arithmetic operators: arithmetic instruction type is A

Type : • Addition • Subtraction • Increment/decrement

Logical operators:

Type : • AND, OR, EX-OR (Results are stored in accumulator)
• Rotate (shift left/right to the next position)
• Compare (memory location is compared for equality / non-equality)
• Complement (all 0's replaced as 1 and vice versa)

Branching operators:

Type : • Jump • Call • Return • Restart.

Machine control operators:

Type : • Halt • Intercept • Do nothing.

INSTRUCTION, DATA FORMAT AND STORAGE

INSTRUCTION FORMAT:

The 8085 instructions set is classified into the following three groups according to word size or byte size.

1) 1 byte instructions. 2) 2 byte instructions.

3) 3 byte instructions.

One byte instructions:

A 1 byte instruction includes the opcode and the operand in the same byte.

Opcode	Operand	Hex code
--------	---------	----------

MOV	C,A	4FH
-----	-----	-----

Task:

Copies the content of the accumulator (A) in register C.

ADD	B	80H
-----	---	-----

Adds the content in B to the contents in Accumulator.

CMA		2FH
-----	--	-----

Invert each bit in accumulator.

Scanned by CamScanner

Two byte instruction:

Two byte

One byte for operation code

One byte for operand.

Opcode Operand

Hex code

Task : Load data
Loads an 8 bit data
to accumulator.

MVI

A, 32 H

3 E (first byte)
32 (II byte)

MMI

B, F2 H

06 (I byte)
F2 (II byte)

Task : Load data
Loads an 8 bit data
from H to B.

Three byte Instruction

Three byte

One byte for opcode

Two bytes for operand

One byte for
Low Order Address.

High Order
address

Opcode Operand

Hex code

task :

LDA

2050 H

3A (I)

Load contents of memory

20 (II)(L)

2050 H to A

50 (II)(H)

JMP

2085 H

C3 (I)

Transfers the program

85 (II)(L)

sequence to memory

20 (III)(H)

location 2085 H .

Half word

Half word

Full word

Full word

8085 INSTRUCTION SET

A. Data transfer (copy) instructions

B. MARCHONICS

1. MVI R, 8bit MVI B, 4FH

2. MOV Rd, RS* MVI C, B H

3. EXI Rp, 16 bit LXI BC, 2050H

4. OUT 8bit OUT 01H

5. INR 8bit IN 07H

6. LDA 16bit LDA 2050H

7. STA 16bit STA 2070H

8. LDAX Rp LDAX BC

9. STAX Rp STAX DE

NOTE

R → 8085 8bit register (A,B,C,D,E,H,L)

M → Memory ~~register address~~ address

Rs → Register source. Rd - Register Destination

Rp → Register destination.

() → Contents of

10. MOV R,M MOV B,M

11. MOV M,R MOV M,B

B. Arithmetic Instructions

MNEMONICS	EXAMPLE	REPRESENTATION
1. ADD R.	ADD B	43C A90
2. ADD 8bit	ADD 3FH	M A90
3. ADD M	ADD M	A 992
4. SUB R.	SUB C	43D 19X
5. SUI 8bit	SUI 7AH	M A9X
6. SUB M	SUB M	A 991
7. INR D.	INRD	43B 190
8. INR M	INR M	43B 191
9. DCR R	DCR E	43A MAX
10. DCR M	DCR M	43A 190
11. INX Rp	INX H	43A 195
12. DCX Rp	DCX B	43A 196

(C) Logic and Bit manipulation instructions.

AND	OR	X-OR	compare	rotate left
• MNEMONICS	EXAMPLE			Representation.

1. AND R
2. AND 8bit
3. AND M

MNEMONICS	EXAMPLE	REPRESENTATION
4. ORA R	ORA E	11000010
5. ORA 8bit	ORA 2FH	10001111
6. ORA M	ORA M	11100000
7. XRA R	XRA B	01100000
8. XRI short	XRI 40H	01000000
9. XRA M	XRA M	11111000
10. CMP R	CMP B	11000000
11. CPI short	CPI 4FH	01000000

D. Branch instructions:

MNEMONICS	EXAMPLE	REPRESENTATION
1. JNP 1b bit add.	JNP 2050H	Change the program sequence to 2050H memory address.
2. JZ 1b bit add.	JZ 2080H	Change the program sequence to address of zero at 2080H which is set.
3. JNZ 1b bit add.	JNZ 2070H	Change the program sequence to address of Add. 2070H which is set.
4. JC 1b bit add.	JC 2025H	Jump the sequence to 2025H address where carry is set.
5. JNC 1b bit add.	JNC 2030H	Jump the sequence to 2030H address where carry is reset.
6. CALL 1b bit add.	CALL 2075H	change the program sequence to the subroutine of program.
7. RET	RET	Return the sequence from subroutine to the main program (after completing the task assigned by subroutine).

F. Machine Control Instructions

1. HLT	HALT	Halt
2. NOP	NOP	Blocks the operation process (Do not perform any operation).

8085 ASSEMBLY LANGUAGE

- * An instruction (based on machine language) is an binary format ~~of which~~ ^{that} sends ~~input~~ from input to memory at which the memory reads the ~~pattern~~ ^{are in need to execute in} of binary pattern and make to process. However these instructions are in hexadecimal code.
- * However these instructions are in hexadecimal code, it is still difficult to understand a ~~program~~ ^{written program}. In those ~~format~~, ^{format} ~~and also~~ ^{for} the programmers.
- * Thus the manufacturer of MP has derived a symbolic code for each instruction, called mnemonic. It consists of letters that ~~perform~~ ^{suggest} the operations to be performed by that instruction.
- * These elements were ~~studied~~ ^{studied} ~~through~~ ^{under} assembly language through 8085 microprocessor.
- * The Machine level and Assembly level languages were microprocessor specific and also considered as low-level language. But the difference and a better point of ~~is~~ ^{suggestion} is that machine level is binary based and assembly uses mnemonics.

3. Microprocessor Architecture and Microcomputer system

which translates into binary pattern accurately so that the process becomes correct and expected output can come.

Addressing Modes

1. Immediate Addressing mode: (Pass the butter)

In this, the source operand is always a data if 8bit \rightarrow 2 byte instruction. Example: MVI B 45
16bit \rightarrow 3 byte instruction

45 \rightarrow direct data
B \rightarrow register

2. Register Addressing mode: (Pass the bowl)

The data to be operated is always inside the registers and register is operand. Operation is performed from registers to registers.

Example: MOV A,B [A & B are registers.]

3. Direct Addressing mode (combination number is on the menu)

Here, the data to be operated is available inside a memory location which is directly treated as operand.

Example: LDA 2050

2050 \rightarrow memory location at which the input ^(data) stores in

4. Register Indirect Addressing mode: (I will have what you have)

Here, the data which is inside the memory location is indirectly specified to a register pair.

Example:

LXI H 9570

(Load immediate the HL pair with address of location 9570)

5. Implicit Addressing mode:

Here, the operand is hidden and the data to be operated is available in instruction itself.

Example: CMA, RRC, RLC

↓ ↗
complement / Rotates the data of A
 by 1 bit.

LOOPING, COUNTING + INDEXING

Looping:

The programming technique that used to repeat the tasks is called looping. Loop is set up by instructing the MP to change the sequence of program execution and perform the task again. This is done mostly by using Jump instruction.

Loop ←
 ↑ conditional
 ↑ unconditional (continuous)

(i) Conditional loop

It is set up by using conditional Jump statements, which carries with flags such as zero, carry, etc., and repeats the task if the conditions are satisfied. It includes counting and indexing.

* Counting has the specific application. It is needed for the M.P to repeat times is done. When it is completed, it needs a flag.

500 500 500 500


Functions (General) of Looping and counting:

- * Counter is set up by loading an appropriate count in a register
- * Counting is performed by either increasing or decreasing the counter.
- * Loop is set up by a conditional jump instruction
- * End of counting is indicated by a flag.

Counting and indexing:


- Pointing of reference object with sequential numbers. This is called indexing
- Data types are stored in memory location and those data bytes are referred by their memory locations.

(ii) Continuous loop:



A continuous loop is set up by using the unconditional loop jump instruction (JMP instruction only) shown in the flowchart

The program will stop and repeat again until the system is reset.



Back To UNIT 1

Microprocessor Architecture and its Operation.

The microprocessor is a programmable digital device, designed with registers, flip flops and timing elements. The microprocessor has a set of instructions, designed internally to manipulate data and communicate with peripherals.

This process of data manipulation and communication is determined by the logic design of the microprocessor called the architecture.

The various functions performed by microprocessor are classified into 3 general categories:

* Initiated operations.

* Internal operations

* Peripheral operations (or external operations).

I. Initiated Operation:

The MPU performs primarily four basic operations. They are,

- Memory Read : Reads data from memory

- Memory write : Writes data from memory

- ~~Memory~~ ^{I/O} Read : Accepts data from input devices

- I/O write : Sends data to output devices.


All these operations are part of communication process between the MPU and peripheral devices. To communicate with a peripheral devices, the MPU needs to perform the following steps:

Step 1: Identify the peripheral or memory location.

Step 2: Transfers binary information.

Step 3: Provide timing or synchronising signals.

The 8085 MP uses three busses as described in the below diagram:-



*ADDRESS BUS:

The address bus is a group of 16 bits identified as A₀ to A₁₅. It is unidirectional which means the group of bits flows from MPU to peripheral devices. The MPU uses the address bus to perform

Performance:

Identifies the (binary) peripheral or a memory location

In computer device, the peripheral location is identified by memory location as, similar to postal address of a house.

Most of the 8 bit microprocessor has 16 bit address lines.

DATA BUS :

- * It is a group of 8 bit lines.
- * Bidirectional
- * flows from MPU to peripheral devices and memory
- * Performance: Transfers the binary information (collection of data)
- * Eight data lines enables MPU to manipulate 8 bit data from 00 to FF.
- * 8085 so as to known as 8 bit MP.

CONTROL BUS


- * It comprises of various single lines that carry synchronous signals.
- * Performance : To provide synchronous signals to peripheral devices.
- * These are individual lines to provide a pulse to indicated MPU operation.
- * MPU generates specific control signals for every operation it performs.
- * Those signals are used to identify the device type which MPU communicates to.

II. Internal Data Operations and the 8085 registers.

It determines how and what operations can be performed with the data.

Operations:

- * Stores 8 bit data
- * Perform arithmetic and logical operations.
- * Tests for condition.
- * Sequence the execution of instructions.
- * Store data temporarily during execution in the defined P/W memory location called the stack.



Example:

```

LDA 2000H
MOV B,76H
MOV A,F12H
ADD B
HLT
    
```

Mechanism with Example:

- First loads an input with address 2000H in register.
- The value 76H is inserted to Register B.
- Then the value F2H is stored in accumulator.
- The value on B register is added to the data in accumulator and stores result in the same register (A).
- Finally deals the instructions.

III Peripheral (External) Initiated Operation:

External devices or signals can initialise the following operations, for which individual pins on MP chip are assigned:

- Reset
- Intercept
- Ready
- Hold

* **Reset**: When this pin is activated, all the ~~internal~~ operations are suspended and PC (program counter) is cleared. The execution can begin again at the zero memory address (say 0000H).

* **Intercept**: The MP can be interrupted from the normal execution to the other set of instruction called service routine. The MP then resumes after completion of the such set of instruction.

* **Ready**: If this signal is ~~low~~ high, then MP starts & initiates, else it enters into wait state. This is used to synchronise slower peripheral with the M.P.

* **Hold**: When Hold pin is activated (by external signal), it relinquishes control of bus and allows the external signals peripheral to use them.

The 8085 MPU Pinout & Signals

The 8085 A is an 8 bit general purpose microprocessor capable of addressing 64k of memory. The device has 40 pins, the device has 40 which operates on a 3-MHz on single phase clock, while 8085 A 2 Version operates on 5 MHz.

They are classified into six groups.

- (i) Address bus (ii) Data bus
- (iii) Control and status signals
- (iv) power supply and frequency signals
- (v) externally initiated signals (vi) serial I/O ports

ADDRESS BUS :

- * It has 16 signal lines used as address bus.
- * These lines were split into two segments:

$A_{15} - A_8$: Address bus used for MSD, so called as high order address.

$A_7 - A_0$: multiplexed data bus.

X_1	1	40	Vcc
X_2	2	39	HOLD
Reset Out	3	38	HLDA
SOD	4	37	CLK(OUT)
SID	5	36	RESET IN
TRAP	6	35	READY
RST 7.5	7	34	I/O/M
RST 6.5	8	33	SI
RST 5.5	9	32	RD
INTR	10	8085A PINOUT	WR
INTA	11	31	ALE
AD ₀	12	30	SD
AD ₁	13	29	A15
AD ₂	14	28	A14
AD ₃	15	27	A13
AD ₄	16	26	A12
AD ₅	17	25	A11
AD ₆	18	24	A10
AD ₇	19	23	A9
V _{ss}	20	22	A8

$AD_0 - AD_7 + A_8 - A_{15}$ \rightarrow Address bus

$AD_0 - AD_7$ (Donly) \rightarrow Data bus

ALE, RD, WR, I/O/M, \rightarrow Control signals
 S and so \rightarrow status signals

Vcc, V_{ss}, X₁, X₂ \rightarrow Power supply

CLK \rightarrow Clock


Other \rightarrow External signals & Interrupts

MUXED DATA BUS

- * $AD_7 - AD_0$ are bidirectional
- * Used as lower order address bus as well as data bus
- * First part of cycle used as address bus later it is used as data bus.
- * Low order address bus can be separate signals using latch.

CONTROL AND STATUS SIGNALS:

* ~~DATA BUS~~



(i) Control Signals.

- \overline{RD} - Read control signal: It is to read the Input/Output or memory and data are available on data bus.
- \overline{WR} - Write control signal: Data on data bus were written into selected memory or I/O location.

(ii) Status Signals.

- IO/M : To differentiate IO (when high) or memory (when low). They combined with \overline{RD} and \overline{WR} .
- S_1 and S_0 : Similar to IO/M , to identify various operations. But they are rarely used in small systems.

(iii) Special Signals:

- ALE - Address Latch Enable: This is a positive going pulse generated everytime the 8085 begins an operation (Machine cycle).

* This is used to latch the low-order address from the multiplexed bus and generate a separate set of eight address lines, A₇-A₀.

* This is because the machine cycle indicates that the bits on AD₇-AD₀ are address bus.

EXTERNALLY INITIATED SIGNALS, INCLUDING INTERRUPTS:

The 8085 has five interrupt signals. Some of them were considered with externally initiated signals. The purpose is to interrupt the sequence of instructions.

* INTR : (Interrupt Request) : This is used as the general purpose of interrupt, which is similar to INR in 8080A.

* INTA : (Interrupt acknowledge) : It is to acknowledge the interrupt.

* RST : (Reset) These are vectorable interrupt that transfers program control to specific memory location. There are high priorities than INTR. Three of them, priority of order is 7.5, 6.5 and 5.5.

* TRAP : This is a nonmaskable interrupt and has the high priority.

* HOLD : This signal indicates that a peripheral such as DMA(Direct Memory Access) controller is requesting the use of address and data buses.

* HEDA : To acknowledge HOLD Request.

* READY : It is used to delay the MP read/write cycles until a slow-responding peripheral is ready to send or accept data. When low, the MP waits for integral number of clock cycle till it goes high.

The 8085 MPU Pin Out & Signals.

- * RESET IN: When this signal is low,
 - program counter becomes zero
 - Buses are tri-stated.
 - MPU is reset.
- * RESET OUT: This indicates the MPU is being reset.
It is used to reset other outer devices.

SERIAL I/O PORTS

→ The 8085 has 2 signals to implement the serial transmission:

- * SID(Serial Input Data)
 - * SOD(Serial Output Data)
- In this serial transaction transmission, data bits are sent over a single line, one line at the time.

POWER SUPPLY AND CLOCK FREQUENCY

- V_{cc} : +5V power supply.
- V_{ss} : Ground reference.
- X_1, X_2 : The crystal is connected to these two pins. Frequency is divided into 2 segments. each that operates 3MHz, so the crystal should have 6MHz.
- $CK(OUT)$: It is used as the system clock to other devices.

X_1, X_2 : Crystal is connected to 2 pins. Frequency is divided into 2 parts: each operates at 3 MHz so the crystal should have 6 MHz.

.clk(clock) (OUT): This signal is used as a system clock for other devices.

Writing Assembly language Program

Writing a program is equivalent to giving specific commands to the microprocessor in a sequence to perform a task. ~~like book~~ There are some clues to write a programs.

- * Perform a task : What is the task you are asking it to do?
- * Sequence : What is the sequence you want to follow?
- * Commands (What are the commands (instruction set) it can understand?)

GETTING STARTED :

Here are some steps that ~~are~~ followed by the above given clues .

- Step 1 : Read the program Carefully .
- Step 2 : Break it down into small steps
- Step 3 : Represent these small steps in a possible sequence with flowchart - a plan of attack .
- Step 4 : Translate each block of a flowchart - a plan of attack into appropriate mnemonic instructions .
- Step 5 : Translate mnemonics into machine code (assembler)
- Step 6 : Enter the (program) machine code in memory and execute . Only on rare occasions is a program successfully executed ~~on~~ on the first attempt .
- Step 7 : Start trouble shooting (or debugging) .

* A programer that translates the mnemonics into machine code is called as assembler .

Documentation:

A program is similar to circuit diagram. Its ~~purpose~~ is to communicate to others what the program does and how it does it. Appropriate comments are critical for converting the logic behind a program.

* The comments should explain what is intended and should not explain the mnemonics.

Example: ~~first comment~~.

* Some comments are omitted if it does not say anything more than repeat a mnemonic.

* Some labels can be used whenever we need to start or ~~shift~~ ~~stop~~ the program execution sequence.

Translation from Assembly language to machine code.

It is nothing but translating a program into machine code, together with the corresponding suggested memory address. The machine code is of hexadecimal format.

Program Execution:

Those translated codes are loaded into ~~RAM~~ memory, starting memory address specified. The execution will be of two ways.

Program Execution

Execution of entire code by pressing execution key

Each instruction code is executed by using single step key.

Debugging :

- * An Error in a computer program or system is called ~~bug~~^{bug}. The process of locating and removing errors from a computer program or system is called debugging.
- * Debugging of these programs is similar to troubleshooting hardware, but it is more difficult and cumbersome.
- * Debugging process can be classified into two parts : static debugging and dynamic debugging

Debugging

Static Debugging

Similar to visual inspection of circuit board. It is done by simple check on flow chart and machine code.

Dynamic Debugging

Involves observation of output, register contents, following the execution of each instruction (single step key ~~method~~) or group of instruction (breakpoint technique)

Debugging

*

ILLUSTRATION OF WRITING ASSEMBLY LANGUAGE PROGRAM

Addition of 2 BCD number and store results in other memory location.

Algorithm :

- Take addend in accumulator from memory.
- Transfer the addend to B register.
- Take the augend in accumulator from memory.
- Add two numbers.
- Convert the result into BCD form using DAA instruction.
- Store the sum in memory.
- End.

Flow chart

Program

Load the address and move the input to other register


Load another address for addend

Add the addend with the input and store in other data

Convert the result value BCD ?

Yes
store the result in other location

End



STACK AND SUBROUTINE

The stack is a group of memory location in the R/W memory that is used for temporary storage of binary information during the execution of a program.

A subroutine is a group of instruction that performs a subtask of repeated occurrence. A large software project is divide into subtask called modules.

- STACK -

~~Stack~~

- * In an 8085 microprocessor system, it can be described as a set of memory location in the R/W memory, specified by a programmer in a main program.
- * The begining of the stack is defined in the program by using the instruction LXI SP, which loads a 16 bit address ^{from} ~~to~~ the stack pointer register of the microprocessor.
- * Once defined the memory address, the storage of bytes will initiate from the ~~pre~~ address of proceeding one location. Example. If we point out the location to send data at 2099H, then the storage starts (initiated) from 2098H.
- * Data bytes in the register pairs of microprocessor can be stored in stack in reverse order using PUSH
- * Data bytes can be transferred from the stack to respective registers by using POP.

INSTRUCTIONS AND PROCEDURES:

I. LOAD [LXI SP, 16 bit]:

- ① First think to do is to load a stack from address to the stack pointer.

II. PUSH : Store register pair on stack. And it is 1 byte instruction.

LXI	PUSH Rp
	PUSH 13
	PUSH D
	PUSH H
	PUSH PSW

NOTE:

For PUSH, ~~higher order address and lower order address~~ the higher order address and the lower order address.

Procedure:

- ① It copies the contents of the specified register pair on the stack as described.
- ② The stack pointer is decremented and the content of the higher order register are copied to the location stored ~~as~~ per pointer.
- ③ The stack pointer is decremented again and the content of lower order ^{register} is stored in the specified location.
- ④ -

Note: PSW is an operand that meaning is content between accumulator and flag.

* From Examples, B, D, H represents the register pair. Example PUSH B equivalent to ~~represents~~ PUSH BC. Here

* The described register is higher order register and hidden register is lower order register

III. POP

Example:

POP	Rp
POP	B
POP	D
POP	H
POP	BLW


Retrieves Register pair from stack. This is a 1 byte instruction.

Procedure:

- ① Copies the content of the top two memory location pointed by stack pointer register and are copied to the lower order register.
- ② Then incremented the pointer by 1.
- ③ The contents of the next memory location is copied into higher order register. And again incremented by 1.

Diagrammatic Illustration of Push and Pop instructions.

To shift the data from one register pair to other through stack, an R/W memory.



~~Subroutine~~ : - SUBROUTINE -

A subroutine is a group of instructions written separately from the main program to perform a function that occurs ~~not~~ repeatedly in the main program.

~~8085 Instructions~~

for subroutine

CALL

- Calls the subroutine
- Declared at beginning of subroutine.

RETURN


- Returns from subroutine
- Declared at the end of subroutine.

I. CALL INSTRUCTION :-

- It is the 3 byte instruction.
- It calls subroutine unconditionally.
- Declared at beginning of subroutine.

PROCEDURES OF CALL INSTRUCTION :-

- ① Save the content of the program counter on the stack.
- ② Decrements the stack pointer register by two.
- ③ Jumps unconditionally to memory location specified by 2nd and 3rd bytes.
- ④ This instruction is ~~accomplished~~ by return instruction.



RETURN INSTRUCTION

- Returns from subroutine unconditionally.
- It is 1 byte instruction.
- ~~Inserts the 2 bytes from the top of the stack to the program counter~~

PROCEDURE OF RETURN INSTRUCTION :-

- ① Inserts the 2 bytes from the top of the stack to the program counter
- ② Increments the stack pointer register by two.
- ③ Unconditionally returns from the subroutine.

RET	16 bit memory address
-----	-----------------------

EXAMPLE :

Let us illustrate the exchange of information between the stack and the program counter for the following program if the available user memory range from 2000H to 28FFH.

2000H LDT SP, 2042H 2071H SUBROUTINE

: Stack pointer

2042H CALL SUBROUTINE

2043H

2044H

2045H

Next INSTRUCTION

2072H

2073H

2074H

2075H

2076H

2077H

RET

2050H HLT


↓

20FEH STACK POINTED

↑ memory free

2400H STACK POINTED

Program Execution



↓
2000 HLT

↓
2000

RESTART; ENDTR

* 1 byte instruction.

* Transfers program execution to specific location. (From 004)

* there are 8 RET instructions.

RST 0	call 0000H	RST 4
RST 1	call 0008H	RST 5
RST 2	call 0010H	RST 6
RST 3	call 0018H	RST 7

call 0020H
call 0028H
call 0030H
call 0038H

CONDITION CALL AND RETURN !

CONDITION

- NONE - -

Carry (Set)

No Carry (Reset)

Zero (Set)

No Zero (Reset)

Parity Even

Parity Odd

Signed : +ve

-ve

CALL

CALL

CC

CNC

CZ

CNZ

CPE

CPO

CPB

CM

RETURN

RET

RC

RNC

RZ

RNZ

RPE

RPO

RPB

RM

Microprocessor


Counter and Time delay

Counter:

A counter is designed simply by loading ~~an~~ an appropriate number into one of the register and ~~using~~ the ~~SINR~~ or ~~REIDCR~~ instructions.


A loop is established to update the count, and each count is checked to determine whether it has reached that number; else the loop will execute.

Time Delay:



- * The procedure used to design a specific delay is similar to that used to set up a counter.
- * A register is loaded with a number, depending on the time delay required, and then the register is decrements until it reaches zero by setting up a loop with a condition loop instruction.

Time delay using One Register:



Let us take an example instruction:

T state
MVI C, FFH
Loop: DCR C
JNZ LOOP

Usually, An 8085 based computer with 2 MHz clock frequency will execute the instructions MVI, ~~or per time as follows.~~

clock frequency of a system (8085) $f = 2 \text{ MHz}$.

$$\text{Clock period } T = \frac{1}{f} = \frac{1}{2 \times 10^6} \text{ s} = 0.5 \mu\text{s}$$

Time to execute MVI instruction

$$T = 7 \text{ (clocks)} \times 0.5$$

$$= 3.5 \mu\text{s}$$

If clock frequency has 1 MHz in system, and the time may require 7 μ s to execute the same instruction.

Time delay depends on T-states and no. of times the instruction is executed.

Time delay in the loop with 2 MHz clock frequency is calculated as,

$$T_L = T \times \text{Loop T-states} \times N_{10}$$

$T_L \rightarrow$ time delay $T \rightarrow$ system clock period

$N_{10} \rightarrow$ equivalent number of hexa. cont loaded

$$T_L = 0.5 \times 10^{-6} \times (4+10) \times 255$$

$$= 0.5 \times 10^{-6} \times 14 \times 255$$

$$= 1785 \mu\text{s} = 1.8 \text{ ms.}$$

$$\boxed{T_L = 1.8 \text{ ms.}}$$

A time delay to execute the loop,

$$T_{LA} = T_L - (3 \text{ T-states} \times \text{clock period})$$

$$\underline{\underline{= 1.8 \text{ ms.}}}$$

$$= 1785 \mu\text{s} - (1.5 \text{ ms}) = 1783.5 \text{ ms.}$$

~~3 T-states~~,

The total time delay,

$$T_D = T_0 + T_{LA} \quad [T_0 \rightarrow \text{time delay outside the loop}]$$

$$= (4 \times 0.5) + (1783.5) \quad [T_{LA} \rightarrow \text{time delay to execute loop instruction}]$$

$$= 2.5 + 1783.5$$

$$= 1787 \mu\text{s} \approx 1.8 \text{ ms.}$$

$$\boxed{T_D = 1.8 \text{ ms.}}$$

Time Delay Using a Register Pair.

Let us consider this example,

Anemonic

LXI B, 2384H

Loop: DCX B

Mov A/C

ORA B

JNZ Loop

NOTE: In LXI, 23H stores in B and 84H stores in C.

Decrement is $2384 - 1 \Rightarrow 2383H$.

~~let us take~~ We load 2384H into BC Register pair, such that

$$B \Rightarrow 23H \quad C \Rightarrow 84H$$

As it is hexadecimal, let us convert to decimals,

$$\begin{aligned} 2384 &= 2 \times 16^3 + 3 \times 16^2 + 8 \times 16^1 + 4 \times 16^0 \\ &= 9092_{10} \end{aligned}$$

$$T = 0.5 \mu\text{s.}$$

$$\begin{aligned} \therefore T_L &= 0.5 \times 24 \times 9092_{10} \mu\text{sec} \\ &= 109 \mu\text{sec} \text{ (without last cycle)} \end{aligned}$$

Total time delay,

$$T_p = T_L + T_o$$

~~last~~

$$= 109 \mu\text{sec} \text{ (The instruction LXI adds only } 5 \mu\text{sec.)}$$

⑧ Time delay using a loop within a loop technique.


Example :

mvi B, 38H (1T)
 Loop 2: mvi C, FFH (1T)
 Loop1: dcr C (4T)
 jnz Loop1 (10/1T)
 dcr B (4T)
 jnz Loop2 (10/1T)

$$\begin{array}{l}
 38 \\
 | \\
 L = 8 \times 16^3 = 1,8 \\
 | \\
 3 \times 16 = 48 \\
 | \\
 56
 \end{array} //$$

Delay Calculations

Delay in loop 1 is $T_{L1} = 1283.5 \mu s$ (as in ① type)
 This loop executes 56 times because of the count
 38H in Register B. $[38_{16} = 56_2]$



$$T_{L2} = 56 (T_{L1} + 21T \text{ states} \times 0.5 \mu s)$$

$$\begin{aligned}
 &= 56 (1283.5 \mu s + 10.5) \\
 &= 100.46 \mu s
 \end{aligned}$$


ASSAMBLEY LANGUAGE PROGRAM.

1. MULTIBYTE ADDITION
2. MULTIBYTE SUBTRACTION
3. ~~MULTIBYTE~~ BCD ADDITION
~~SUBTRACTION~~
4. BCD MULTIPLICATION
5. BCD DIVISION
6. BCD TO BINARY
7. BCD TO ASCII
8. ASCII TO BINARY
9. ASCII TO BCD
10. 8-bit ADDITION BCD TO ASCII
11. 8-bit SUBTRACTION ASCII TO BCD

- ASSEMBLY LANGUAGE -
- PROGRAMS -


1. MULTIBYTE ADDITION

flowchart:



2. MULTIBYTE SUBTRACTION

Flow chart



Program

```


XRA A C, 08H ; counter
LXI H, 2050H
LXI D, 2060H
HERE: LDAX D
SBC H
MOV M, A
M → Memory
→ after 2050H
for each counter.

INX H
INX D
DCR C
JNE HERE
HALT
  
```

The assembly program starts with XRA A C, 08H ; counter. It then loads the value 2050H into register H and 2060H into register D. It branches to the label HERE. At HERE, it loads the value at memory location D into register A using LDAX D. It then performs a subtraction SBC H. It moves the value from register A to memory location M using MOV M, A. A note indicates that M is memory after 2050H for each counter. It then increments registers H and D using INX H and INX D respectively. It decrements the carry flag C using DCR C. If the carry flag C is not equal to zero (JNE HERE), it loops back to HERE. Finally, it halts the program using HALT.

3. BCD ADDITION

Flow chart



~~NOTE: same as Proj-3,
difference is instead of add,
we use sub.~~

LDA 2060 H
 mov B,A
 DAA
 SUB B
 STA 1.H

~~4-Bit BCD~~ ~~MULTIPLIER~~
~~SUBTRACTOR~~

4-Bit BCD SUBTRACTION

[Here, the method to complement based subtraction is used]

Flow chart:

(Load num 1)

---> LDA 2050 H

move num1
to B

---> mov B

Load num 2

---> LDA 2051 H

move num2
to C

---> mov C

load 99 H
in A

MOV 99H, A

Subtract
 $A = A - C$


---> SUB B

Increment
A

\$NR A

Add A+B

ADD B




DAP

---> HALT

(Stop)

5. BCD multiplication


Flow Chart



b. BCD

DIVISION

Flow Chart




Assembly Language Instructions:

- : LDA 2051H
- : MOX B,A
- : LDA 2052H
- : MN1 C,FFH
- : INR C
- : SUB B
- : JNC 2009
- : ADD B
- : STA 2053H
- : HLT

CONVERSIONS

1. DECIMAL TO BINARY



--> LDA 2082H

--> M&N B, A

--> AND B

--> ANI 0FH

--> AND B

--> M&N B

--> AND B

--> ANI F0H

--> M&N C

--> RRC
RRC
RRC
RRC

--> M&N D, A

--> XRA A
MVI E, DAH

--> Loop: ADD D

--> DCR E


--> JNZ LOOP

--> ADD C

--> STA 2085H


--> HLT

8. BINARY TO BCD




- - - - → LDA 2021H
 - - - → MVI B, 64H
 - - - → CALL DIVN
 - - - → LDA 00, 0AH.
 - - - → CALL DIVN
 - - - → MOV ~~SEA~~ M, A
 - - - → HLT
 - - - - - - - - - - - - - - -
 - - - - → MVI M, FFH
 Loop:
 - - - → INR M
 - - - → SUB B
 - - - → JNC LOOP
 - - - → ADD B
 - - - → INX H
 - - - → RET

9. BCD TO ASCII



10. ASCII TO BCD



II. ASCII TO BINARY


Flow chart:

COMPARISON STATEMENTS:


Memory Location - Accumulator	Cy	Z
Greater ($M > A$)	0	0
Lesser ($M < A$)	1	0
Equal to ($M = A$)	0	1

II. ASCII TO BINARY

Flow CHART:



12. BINARY TO ASCII



: LDA 2051 H

: CPA OA H

: JC (A > OA) SKIP 7

(A = A) + 07H = 30H

: ADD 07H

: SKIP : ADD 30 H

: STA 2052 H

: HLT


COMPARISON

UNIT 5

Interrupts in 8085 microprocessor

When microprocessor receives any interrupt signal from peripheral(s) which are requesting its services, it stops its current execution and program control is transferred to a sub routine by generating CALL signal and after executing sub routine by generating RET signal again program control is transferred to main program from where it had stopped.

When microprocessor receives interrupt signals, it sends an acknowledgement (INTA) to the peripheral which is requesting for its service.



Interrupts can be classified into various categories based on different parameters:

Hardware and Software Interrupts

- When microprocessors receive interrupt signals through pins (hardware) of microprocessor, they are known as Hardware Interrupts. There are 5 Hardware interrupts in 8085 microprocessor. They are - INTR, RST 7.5, RST 6.5, RST 5.5, TRAP
- Software Interrupts are those which are inserted in between the program which means these are mnemonics of microprocessor. There are 8 software interrupts in 8085 microprocessor. They are - RST 0, RST 1, RST 2, RST 3, RST 4, RST 5, RST 6, RST 7.

Vectorized and Non-Vectorized Interrupts

- Vectored Interrupts are those which have fixed vector address (starting address of sub-routine) and after executing these, program control is transferred to that address.
- Non-Vectorized Interrupts are those in which vector address is not predefined. The interrupting device gives the address of sub-routine for these Interrupts. INTR is the only

non-vectorized interrupt in 8085 microprocessor.

Maskable and Non-Maskable Interrupts

- Maskable Interrupts are those which can be disabled or ignored by the microprocessor. These interrupts are either edge triggered or level triggered, so they can be disabled. INTR, RST 7.5, RST 6.5, RST 5.5 are maskable interrupts in 8085 microprocessor.
- Non Maskable Interrupts are those which cannot be disabled or ignored by microprocessor. TRAP is a non maskable interrupt. It consists of both level as well as edge triggering and is used in critical power failure conditions.

TRAP Interrupt

It is the only non maskable interrupt which cannot be enabled or disabled as it cannot be disabled. It has the highest priority among all the interrupts. It is edge and level sensitive & needed to be high and stay high when recognized. Once recognized, it cannot be recognized again until it goes low and high again. Trap is used for power failure and emergency cutoff.

Priority of Interrupts –

When microprocessor receives multiple interrupt requests simultaneously, it will execute the interrupt service request (ISR) according to the priority of the interrupts.





Instruction for Interrupt –

Enable Interrupt (EI) – The interrupt enable flip flop is set and all interrupts are enabled following the execution of next instruction followed by EI. No flags are affected. After a system reset, the interrupt enable flip flop is reset, thus disabling the interrupts. This instruction is necessary to enable the interrupts again (except TRAP).

Disable Interrupt (DI) – This instruction is used to reset the value of enable flip-flop hence disabling all the interrupts. No flags are affected by this instruction.

Set Interrupt Mask (SIM) – It is used to implement the hardware interrupts (RST 7.5, RST 6.5, RST 5.5) by setting various bits to form masks or generate output data via the Serial Output Data (SOD) line. First the required value is loaded in accumulator then SIM will take the bit pattern from it.




Read Interrupt Mask (RIM) – This instruction is used to read the status of the hardware interrupts (RST 7.5, RST 6.5, RST 5.5) by loading into the A register a byte which defines the condition of the mask bits for the interrupts. It also reads the condition of SIB (Serial Input Data) bit on the microprocessor.

Direct Memory Access (DMA)

The Direct Memory access is the process of communication or data transfer controlled by an peripheral. The microprocessor something become slow in control of data transfer. In such situation DMA is used.

The 8085 microprocessor has 2 important signals for DMA. They are HOLD and HLDA (Hold acknowledgement).

- ★ **HOLD** – This is an active high input signal to the 8085 from other master memory questioning the use of the address and data buses. After receiving the HOLD request, the MPU relinquishes the buses in the following machine cycle. All buses are tri-states and a Hold acknowledge signal is sent out. The MPU regains the control buses after HOLD goes low
- ★ **HLDA** – Hold acknowledge is an active high output signal indication that the MPU is relinquishing the control of the buses.



FUNCTIONS:

1. The external DMA controller sends the high signal to the hold signal.
2. The processor completes the machine cycle, floats the address, data and control lines and sends the hold acknowledgement signal to the controller.
3. DMA takes the control of the buses and transfers the data from the source to destination.
4. At the end of the data transfer, the DMA controller sends the low signal to the processor and finally, the processor regains the control of the buses.

Memory Interfacing


When we are executing any instruction, we need the microprocessor to access the memory for reading instruction codes and the data stored in the memory. For this, both the memory and the microprocessor requires some signals to read from and write to registers.

The interfacing process includes some key factors to match with the memory requirements and microprocessor signals. The interfacing circuit therefore should be designed in such a way that it matches the memory signal requirements with the signals of the microprocessor.

IO Interfacing

There are various communication devices like the keyboard, mouse, printer, etc. So, we need to interface the keyboard and other devices with the microprocessor by using latches and buffers. This type of interfacing is known as I/O interfacing.

Block Diagram of Memory and I/O Interfacing



8085 Interfacing Pins

Following is the list of 8085 pins used for interfacing with other devices -

- A₁₅ - A₈ (Higher Address Bus)
- AD₇ - AD₀(Lower Address/Data Bus)
- ALE
- RD
- WR
- READY

Ways of Communication -

Microprocessor with the Outside World?

There are two ways of communication in which the microprocessor can connect with the outside world.

- Serial Communication Interface
- Parallel Communication interface




Fig. 4.30. Timing diagram for IN Instruction

Memory mapped I/O and Isolated I/O


As a CPU needs to communicate with the various memory and input-output devices (I/O) as we know data between the processor and these devices flow with the help of the system bus. There are three ways in which system bus can be allotted to them :

1. Separate set of address, control and data bus to I/O and memory.
2. Have common bus (data and address) for I/O and memory but separate control lines.
3. Have common bus (data, address, and control) for I/O and memory.

In first case it is simple because both have different set of address space and instruction but require more buses.

Isolated I/O –

Then we have Isolated I/O in which we Have common bus(data and address) for I/O and memory but separate read and write control lines for I/O. So when CPU decode instruction then if data is for I/O then it places the address on the address line and set I/O read or write control line on due to which data transfer occurs between CPU and I/O. As the address space of memory and I/O is isolated and the name is so. The address for I/O here is called ports. Here we have different read-write instruction for both I/O and memory.



Memory Mapped I/O –

In this case every bus is common due to which the same set of instructions work for memory and I/O. Hence we manipulate I/O same as memory and both have same address space, due to which addressing capability of memory becomes less because some part is occupied by the I/O.

