


microprocessor

Counter and Time delay

Counter:

A counter is designed simply by loading an appropriate number into one of the register and using the INR ^{or} ~~and~~ DCR instructions.

A loop is established to update the count, and each count is checked to determine whether it has reached that number; else the loop will execute.



* The procedure used to design a specific delay is similar to that used to set up a counter.

* A register is loaded with a number, depending on the time delay required, and then the register is decremented until it reaches zero by setting up a loop with a condition loop instruction.

Time delay using One Register:



Let us take an example instruction!

		T state
MVI	C, FFH	7
Loop:	DCR C	4
	JNZ LOOP	10/7.

Usually, An 8085 based computer with 2 MHz clock frequency will execute the instructions MVI, ~~as per the~~ as follows.

clock frequency of a system (8085) $f = 2 \text{ MHz}$.

clock period $T = 1/f = \frac{1}{2} \times 10^{-6} \text{ sec} = 0.5 \mu\text{s}$

Time to execute MVI instruction

$$T = 7 \text{ (T states)} \times 0.5 = 3.5 \mu\text{s}$$

If clock frequency has 1 MHz in system, and the μ may require 7 μ s to execute the same instruction.

Time delay depends on T-states and no. of times instruction is executed.

Time delay in the loop with 2 MHz clock frequency calculated as,

$$T_L = T_{\text{loop}} \times T_{\text{states}} \times N_{10}^b$$

$T_L \rightarrow$ Time delay $T \rightarrow$ system clock period

$N_{10} \rightarrow$ Equivalent number of hexa. count loaded

$$\begin{aligned} T_L &= 0.5 \times 10^{-6} \times (4+10) \times 255 \\ &= 0.5 \times 10^{-6} \times 14 \times 255 \\ &= 1785 \mu\text{s} = 1.8 \text{ ms.} \end{aligned}$$

$$\boxed{T_L = 1.8 \text{ ms}}$$

A time delay to execute the loop,

$$T_{LA} = T_L - (3 T_{\text{states}} \times \text{clock period})$$

$$= 1.8 \text{ ms}$$

$$= 1785 \mu\text{s} - (1.5 \mu\text{s}) = 1783.5 \mu\text{s.}$$

3 T-states,

The total time delay,

$$T_D = T_0 + T_{LA} \quad \left[\begin{array}{l} T_0 \rightarrow \text{Time delay outside the loop} \\ T_{LA} \rightarrow \text{Time delay to execute loop instruction} \end{array} \right]$$

$$= (7 \times 0.5) + (1783.5)$$

$$= 3.5 + 1783.5$$

$$= 1787 \mu\text{s} \approx 1.8 \text{ ms.}$$

$$\boxed{T_D = 1.8 \text{ ms}}$$

Time Delay Using a Register Pair

Let us consider this example.

Instruction	T state
LXI B, 2384H	10
Loop: DCR B	6
MOV A, C	4
ORA B	4
JNZ Loop	10/7

Ans: In LXI, 23H stores in B and 84H stores in C.

Decrement is $2384 - 1 \Rightarrow 2383H$.

~~Let us take~~

We load 2384H into BC register pair, such that

$$B = 23H \quad C = 84H$$

As it is hexadecimal, let us convert to decimal,

$$2384 = 2 \times 16^3 + 3 \times 16^2 + 8 \times 16^1 + 4 \times 16^0$$

$$= 9092_{10}$$

$$T = 0.5 \mu s$$

$$\therefore T_L = 0.5 \times 24 \times 9092_{10} \mu sec$$

$$= 109 \text{ msec (without last cycle)}$$

Total time delay,

$$T_p = T_L + T_0$$

$$= 109 \text{ msec (The instruction LXI adds only 5 ms.)}$$

③. Time delay using a loop within a loop technique.

Example

```


MVI B, 38H (1T)
Loop 2: MVI C, FFH (1T)
Loop 1: DCR C (4T)
        JNZ Loop 1 (10/1T)
        DCR B (4T)
        JNZ Loop 2 (10/1T)
    
```

$$\begin{array}{l}
 38 \\
 \left[\begin{array}{l} 8 \times 16 = 128 \\ 3 \times 16 = 48 \end{array} \right. \\
 \hline
 56 //
 \end{array}$$

Delay Calculations

Delay in loop 1 is $T_{L1} = 1783.5 \mu s$ (as in ① type)

This loop executes 56 times because of the count 38H in Register B. $[38_{16} = 56_{10}]$



Time in MVI C is ~~not~~ not needed.

$$\begin{aligned}
 T_{L2} &= 56 (T_{L1} + 217 \text{ states} \times 0.5 \mu s) \\
 &= 56 (1783.5 \mu s + 10.5) \\
 &= 100.46 \text{ ms.}
 \end{aligned}$$