
Ex. No: 11 FOUR-BIT BINARY SUBTRACTOR DATE: AIM: To draw circuit to perform Subtractor using is complement and a's complement FORMULA: D= A-B (full Subtractor) D=A+B (1's Complement) $D = A(\frac{1}{B} + 1)$ (2'5 complement) CIRCUIT DIAGRAM! F/s Fls Fls F/S CL C 3 SNO A4 A3 A2 A1 B4 B3 B2 B1 cy D4 D3 D2 D1 10 0 0 1 3 001 100 0 1 0



SNo	A4	Аз	A2	A,	B4	B ₂	, B ₂	Bi	Cy	Sy	53	5,	Sı
2	0	0	0	Carry	Santa Control	0	0	1	0	,	0		0
4 5		1	1	0	0		0	0 0 0	-	0 1 0	school (section personal		0 0

It has been Verified.

Ex. No: 12 DECIMAL ADDER DATE: AIM: To implement to add BCD numbers. FORMULA: T = A+B S=T+0110 it DY=1 01 T>1001 CIRCUIT DIAGRAM: FA Sum FA Covry

TRUTHTABLE:

SN	0	Au	Az	A	Aı	Bu	, B2	B ₂	BI	(4	Sy	Sz	400	SI
1	The Street Charleston	1	O	(and the same of th	0	(No. of Street	· ·	(Ö		0
2	(CONT) - sea Classic as	*	O	O	D	0	D	D		D	(0	0	deliens
3	THE PERSON NAMED IN	*	0	1	b	0	1		· · · · · · · · · · · · · · · · · · ·	Nation	D	1	\$	
14	Wilderson Owner,	a property	1	1	0	0	0	1	A SI	-	D	and,	(1
5	A Contract of the Contract of	-		1	F Dage	0	O	D	0	1	0	(0	TOUR ENGINEERS AND THE PROPERTY AND THE

RESULT:

Thus Decimal adder has been

Verified.

Ex No: 13

DATE:


FLIP-FLOPS

AIM:

To Verity the truth table of SR, JK and D flip flop.


CIRCUIT DIAGRAM:

i) SR FLIPFLOP USINGINOR:




S	R	Q	Q'	Operator
0	O	0	1	Reser
0	D	0	1	Nochange
1	0		D	Set
1	1	o	0	Nothange Nothange





Set O Set Nochange Reset	3	R	Q	Q'	Operators
1 0 1 Reset	0	1	0	0	
	1	0	0	0	
10 0 1 Nochange	0		0	(Nochange Indeterminant


iii) CLOCKED RS FLIPFLOP:




CLK	R	ی	Q	Operators
^	1	D	D	Reset
	0	O	0	Nochange
7	O	, (1	Set
<u></u>	0	0	· t	Nochange
	1	1	×	Indeterminant

alt,	R	S	Q(++1)	Operators
0	0	0	0	Nothange
D	0	1	l	Set
0	(0	0	Reset
	0	0	×	Indeterminant
\	!	0		No Change Set
		1	X	Reset Indeterminant

D-FLIP FLOP:



P	S	R	0	Operator
0	0	1	0	Reset
1	,	o l		
			_	Set



Q(+)		Q(++)
0	0	0
6	Q.	,
1	0	0
1		2

Thus the truth table of SR, D, JK and T- yflip Flop are Verified successfully.

EX. NO: 14

SHIFT REGISTER


DATE:

AIM:


To implement left and right register using D-Flipflop.

CIRCUIT DIAGRAM:

4-bit Right Shift Key:



(Crk	\mathcal{D}	A3	Az	A,	Ao	Lost Bit
	1	1			The second secon		colonicity private from the form the fig. the manufacture amount of the fig. and the manufacture (and other discontinuous) and
	2	0	1	0	0	0	0
	3		0	. 1	0	0	0
		(1	0	1		
	4	t	1	1		0	0
	5	0	b	1	0	1	0
	6			1		0	1
		0	O	0	(1)	1	0
'	7	0	0 0) (ם י	•	
	8	O	0	2 0) (1



	CLK	D	A ₃	A) i	2 A	Ao	Lost Bit
	1	Carrier and the same of the sa	0	0	'n	Manufacture and a second control of the control of	0
ACTION COMPLETE CONTRACTOR OF A SALES	2		0	D	1	•	6
or differently-colonial regular	3	O	0	· · · · · · · · · · · · · · · · · · ·	1	D	TO THE PROPERTY OF THE PROPERT
And the state of t	4	· Control Congress	ŧ	1	D	1	
PUTE SAMBLESCENICO	5	D	· Lange	D	. 1	b	
Betredepipted stars	6	0	0	1	D	0	de de la constante de la const
Cardiotechnica	7	0	ί	D	0	Ö	0
1	8	U	V	D	0	0	

Thus the 4-bit value is shifted in right, left directions using D-flipflop.

COUNTERS

DATE:


AIM:

To implement 4-bit counters using


JK Rip feop.


CIRCUIT DIAGRAM:

4-Bit Asynchronous / Ripple up counters



	AND THE RESERVE AND THE PERSON NAMED IN COLUMN TO PERSON NAMED IN COLU	A region to the first property which will be the property of the case and			
	CLK	Аз	A 2	Α,	Ao
	X-2 3 4 5 6 7 8 9 10 11 12 13 14 15		000001111	001100110011	0-0-0-0-0-0-0-0-
L	_ <u></u>	_ 0 _ 1		0 1	D





Using ripple and Synchronous
Countered Binary value are Countered using
BCD Countered BCD values incremented.