

Ex.No: 1

DATE:

STUDY OF LOGIC GATES

AIM:

To Verify the truth table for AND, OR, NOT, NAND, NOR and Ex-OR gates.

FORMULA:

* The Boolean equation for AND gate is

$$Y = A \cdot B$$

* The Boolean equation for OR gate is

$$Y = A + B$$

* The Boolean equation for NOT gate is

$$Y = A' (\bar{A})$$

* The Boolean equation for NAND gate is

$$Y = \overline{A \cdot B}$$

* The Boolean equation for NOR gate is

$$Y = \overline{A + B}$$

* The Boolean equation for Ex-OR gate is

$$Y = A \oplus B$$

LOGIC GATES DIAGRAM:

1. AND GATE:

Logic Diagram:



Truth table:

A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

2. OR GATE:

Logic Diagram:




Truth table:

A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

3. NOT GATE:

Logic diagram:




Truth table:

A	\bar{A}
0	1
1	0

4. NAND GATE:

Logic Diagram:



Truth table:

A	B	$Y = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

5. NOR GATE:

Logic Diagram:



Truth table:

A	B	$Y = \overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

6. EX-OR GATE:

Logic Diagram:



Truth table:

A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

RESULT:

The truth table is Verified for AND, OR, NOT, NAND, EX-OR gates successfully.

Ex.No:2

DATE:

NAND AS UNIVERSAL GATE

AIM:

To realise NOT, AND, OR, Ex-OR gate using NAND gates.

FORMULA:

* The Boolean equation for NOT gate is

$$Y = \bar{A}$$

* The Boolean equation for AND gate is

$$Y = A \cdot B$$

* The Boolean equation for OR gate is


$$Y = A + B$$

* The Boolean equation for Ex-OR gate is

$$Y = A \oplus B$$

Logic gate diagram:

1. AND FUNCTION: USING NAND GATE



Truth table:

A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1


2. NOT FUNCTION: USING NAND GATE



Truth table:

A	$Y = \bar{A}$
0	1
1	0


3. OR FUNCTION: USING NAND GATE



Truth table:

A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

4. EX-OR FUNCTION: USING NAND gate



Truth table:

A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

RESULT:

Thus the realisation of NOT, AND, OR, Ex-OR gates using NAND gate is verified.

EX. NO :

NOR AS UNIVERSAL GATE

DATE :

AIM:

To realise NOT, OR, AND and EX-OR using NOR gates.

FORMULA:

* The Boolean equation for NOT gate is

$$Y = \bar{A}$$

* The Boolean equation for AND gate is

$$Y = A \cdot B$$

* The Boolean Equation for OR gate is

$$Y = A + B$$

* The Boolean equation for EX-OR gate is

$$Y = A \oplus B$$

LOGIC GATE DIAGRAM:


1. NOT FUNCTION: USING NOR GATE



Truth table:

A	$Y = \bar{A}$
0	1
1	0


2. OR FUNCTION: USING NOR GATE.



Truth table:

A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1


3. AND FUNCTION: USING NOR GATE



Truth table:

A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

4. EX-OR FUNCTION: USING NOR GATE



Truth table:

A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

RESULT:

Thus the realisation of NOT, OR, AND, Ex-OR gates using NOR gate is verified.

EX. NO: 4

DATE:

K-MAP REDUCTION AND LOGIC CIRCUIT IMPLEMENTATION

AIM:


To design a simplified logic network using K-MAP.

K-MAP:


AB \ CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	0	0	1	0
$\bar{A}B$	0	0		1
AB	x	x	x	x
$A\bar{B}$	0	1	x	x

$$F = AD + \bar{B}CD + BC\bar{D}$$

LOGIC DIAGRAM:



LOGIC DIAGRAM: USING NAND GATES



Truth table:

A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	x 0 d
1	0	1	1	x 1 d
1	1	0	0	x 0 d
1	1	0	1	x 1 d
1	1	1	0	x 1 d
1	1	1	1	x 1 d

(don't care condition)

RESULT:

Thus the simplified logic circuit using k-map is verified successfully.

EX. NO: 5

VERIFICATION OF DEMORGAN'S THEOREM

DATE:

AIM:

To verify demorgan's law.


FORMULA:

* The complement of sum equals the product of the complement $\overline{A+B} = \overline{A} \cdot \overline{B}$

* The complement of product equals the sum of the complement $\overline{A \cdot B} = \overline{A} + \overline{B}$

LOGIC DIAGRAM:


1. $\overline{A+B} = \overline{A} \cdot \overline{B}$



Truth table:

A	B	\overline{A}	\overline{B}	$A+B$	$Y_L = \overline{A+B}$	$Y_R = \overline{A} \cdot \overline{B}$
0	0	1	1	0	1	1
0	1	1	0	1	0	0
1	0	0	1	1	0	0
1	1	0	0	1	0	0

2. $\overline{A \cdot B} = \overline{A} + \overline{B}$



A	B	\overline{A}	\overline{B}	$A \cdot B$	$Y_L = \overline{A \cdot B}$	$Y_R = \overline{A} + \overline{B}$
0	0	1	1	0	1	1
0	1	1	0	0	1	1
1	0	0	1	0	1	1
1	1	0	0	1	0	0

RESULT:

Thus the De-morgan's law is Verified.

Ex.No:6

DATE:

VERIFICATION OF ASSOCIATIVE LAW

AIM:

To verify the associative law

FORMULAS:


ASSOCIATIVE LAWS:

OR FUNCTION: $(A+B)+C = A+(B+C)$

AND FUNCTION: $A.(B.C) = (A.B).C$

LOGIC DIAGRAM FOR ASSOCIATIVE LAW:


1. OR FUNCTION: $(A+B)+C = A+(B+C)$



Truth table:

A	B	C	A+B	B+C	$Y_L = (A+B)+C$	$Y_R = A+(B+C)$
0	0	0	0	0	0	0
0	0	1	0	1	1	1
0	1	0	1	1	1	1
0	1	1	1	1	1	1
1	0	0	1	0	1	1
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1

2. AND FUNCTION: $A \cdot (B \cdot C) = (A \cdot B) \cdot C$



Truth table:

A	B	C	$B \cdot C$	$A \cdot B$	$Y_L = A \cdot (B \cdot C)$	$Y_R = (A \cdot B) \cdot C$
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	1	0	0	0
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	0	1	0	0
1	1	1	1	1	1	1

RESULT:

The associative law for OR, AND function is verified successfully.

Ex. No: 7

DATE:

VERIFICATION OF DISTRIBUTIVE LAW

AIM:

To verify the distributive law.

FORMULA:


DISTRIBUTIVE LAW:

1. OR FUNCTION: $A + (B \cdot C) = (A + B) \cdot (A + C)$

2. AND FUNCTION: $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$

LOGIC DIAGRAM FOR DISTRIBUTIVE LAW:


1. OR FUNCTION: $A + (B \cdot C) = (A + B) \cdot (A + C)$



Truth table:

A	B	C	BC	A+B	A+C	Y_L	Y_R
0	0	0	0	0	0	0	0
0	0	1	0	0	1	0	0
0	1	0	0	1	1	0	0
0	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1
1	0	1	0	1	1	1	1
1	1	0	0	1	1	1	1
1	1	1	1	1	1	1	1

2. AND FUNCTION: $A \cdot (B+C) = (A \cdot B) + (A \cdot C)$



Truth table:

A	B	C	$B+C$	$A \cdot B$	$A \cdot C$	Y_L	Y_R
0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	0	1	1	1
1	1	0	1	1	0	1	1
1	1	1	1	1	1	1	1

RESULT:

The distributive law for OR, AND is
Verified Successfully.

Ex. No: 8

IMPLEMENTATION OF HALF ADDER AND FULL ADDER

DATE:

AIM:

To implement the half adder and full adder using basic gates and Ex-OR gates.

FORMULA:

1. HALF ADDER:

$$\text{Sum} = x'y + xy'$$

$$\text{Carry} = xy$$


2. FULL ADDER:

$$\text{Sum} = z \oplus (x \oplus y)$$


$$\text{Carry} = z(x \oplus y) + xy$$

LOGIC GATE FOR HALF ADDER:

1. USING BASIC GATES:




2. USING EX-OR gate:



Input		Output	
x	y	x	y
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

FULL ADDER:

1. USING BASIC AND EX-OR GATES:



Truth table:

Input			Output	
x	y	z	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

RESULT:

Thus the implementation of half adder and full adder using basic gates and EX-OR gate are verified successfully.

Ex.No: 9

DATE:

IMPLEMENTATION OF HALF SUBTRACTOR AND FULL SUBTRACTOR

AIM:

To implement the half subtractor and full subtractor using basic gates and Ex-OR gates.

FORMULA:

HALF SUBTRACTOR:

$$\text{Difference} = x'y + xy'$$

$$\text{Borrow} = x'y$$


FULL SUBTRACTOR:

$$\text{Difference} = z \oplus (x \oplus y)$$


$$\text{Borrow} = x'(y \oplus z) + yz$$

LOGIC DIAGRAM:

HALF SUBTRACTOR USING BASIC GATES :




2. USING EX-OR GATE:



Input		Output	
x	y	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

FULL SUBTRACTOR:



Truth table:

Input			Output	
x	y	z	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

RESULT:

Thus the Implementation of half Subtractor and full Subtractor using basic gates and EX-OR gates are Verified successfully.

Ex.No: 10


DATE:

FOUR BIT BINARY ADDER

AIM:

To Construct a four bit binary adder.

LOGIC DIAGRAM:



Truth table:

A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	C ₃	S ₃	S ₂	S ₁	S ₀
1	0	0	0	0	0	1	1	0	1	0	1	1
0	1	1	1	0	0	1	0	0	1	0	0	1
0	1	0	1	0	1	0	1	0	1	0	1	0
0	1	0	0	0	0	1	1	0	0	1	1	1
1	1	0	0	0	1	0	0	1	0	0	0	0

RESULT:

Thus the four bit binary adder is constructed and verified successfully.