

EX. NO: 11

# FOUR-BIT BINARY SUBTRACTOR

DATE:

AIM:

To draw circuit to perform subtraction using 1's Complement and 2's Complement


FORMULA:

$$D = A - B \text{ (full subtractor)}$$

$$D = A + \bar{B} \text{ (1's Complement)}$$


$$D = A \left( \frac{1}{B} + 1 \right) \text{ (2's Complement)}$$

CIRCUIT DIAGRAM:




S.No	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	C <sub>y</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>
1	1	1	0	1	1	0	1	0	0	0	0	1	1
2	1	1	1	1	0	1	1	1	0	1	0	0	0
3	1	0	0	0	0	0	1	1	0	0	1	0	1
4	0	0	1	1	1	0	0	1	1	1	0	1	0
5	1	1	1	0	0	0	1	0	0	1	1	0	0

4-bit Subtractor using 1's Complement :



S.NO	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	C <sub>y</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>
1.	1	1	0	1	0	1	1	1	0	0	1	1	0
2.	0	1	1	1	0	0	0	1	0	0	1	1	0
3.	0	0	0	1	1	0	0	1	1	1	0	0	1
4.	1	0	1	0	0	0	0	1	0	1	0	0	1
5.	1	0	1	0	0	0	1	0	0	1	0	0	0

4-bit Subtractor using 2's Complement :



SNo	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	C <sub>y</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>
1	0	0	0	1	1	1	1	1	0	1	0	1	0
2	0	1	1	1	1	0	0	0	0	1	1	1	1
3	1	0	0	0	0	0	1	0	1	0	1	1	0
4	1	1	1	0	0	0	1	0	1	1	1	0	0
5	1	0	1	0	0	1	0	0	1	0	1	1	0

RESULT:

It has been Verified.

Ex. No: 12

DATE:

## DECIMAL ADDER

AIM:  
To implement to add BCD numbers.


FORMULA:

$$T = A + B$$

$S = T + 0110$  if  $0Y = 1$  or  $T > 1001$

DIAGRAM:

ANSWER:  $\frac{1}{2}$



TRUTHTABLE:

SNo	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Cy	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>
1	1	0	1	1	0	1	1	1	1	1	0	0	0
2	1	0	0	0	0	0	0	1	0	1	0	0	1
3	1	0	1	0	0	1	1	1	1	0	1	1	1
4	1	1	1	0	0	0	1	1	1	0	1	1	1
5	1	1	1	1	0	0	0	0	1	0	1	0	1

RESULT:

Thus Decimal adder has been  
Verified.



Ex No: 13

## FLIP-FLOPS


DATE:

AIM:

To verify the truth table of SR, JK and D flip flop.


CIRCUIT DIAGRAM:

i) SR FLIPFLOP USING NOR :




S	R	Q	Q'	Operator
0	0	0	1	Reset
0	0	0	1	Nochange
1	0	1	0	Set
0	0	1	0	Nochange
1	1	0	0	Nochange

## ii.) SR FLIP FLOP USING NAND



$\bar{S}$	$\bar{R}$	Q	Q'	Operators
0	1	1	0	Set
1	1	1	0	Nochange
1	0	0	1	Reset
1	1	0	1	Nochange
0	0	1	1	Indeterminant


## iii.) CLOCKED RS FLIP FLOP:



CLK	R	S	Q	Operators
	1	0	0	Reset
	0	0	0	Nochange
	0	1	1	Set
	0	0	1	Nochange
	1	1	X	Indeterminant

alt	R	S	Q(++1)	Operators
0	0	0	0	No change
0	0	1	1	Set
0	1	0	0	Reset
1	1	1	X	Indeterminant
1	0	0	1	No change
1	0	1	1	Set
1	1	0	0	Reset
1	1	1	X	Indeterminant


D-FLIP FLOP:



D	S	R	Q	operator
0	0	1	0	Reset
1	1	0	1	Set




### JK- FLIP FLOP:



$Q(t)$	J	K	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

### T- FLIP FLOP:



$Q(t)$	$t$	$Q(t+1)$
0	0	0
0	1	1
1	0	1
1	1	0

RESULT:

Thus the truth table of SR, D, JK and T- flipFlop are verified successfully.

Ex.No: 11

# SHIFT REGISTER


DATE:

AIM:

To implement left and right register using D-Flipflop.


CIRCUIT DIAGRAM:

4-bit Right Shift Key:



CLK	D	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Lost Bit
1	1	1	0	0	0	
2	0	0	1	0	0	0
3	1	1	0	1	0	0
4	1	1	1	0	1	0
5	0	0	1	1	0	0
6	0	0	0	1	1	1
7	0	0	0	0	1	0
8	0	0	0	0	0	1

4-bit left Shift Key:



CLK	D	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Lost Bit
1	1	0	0	0	1	0
2	1	0	0	1	1	0
3	0	0	1	1	0	0
4	1	1	1	0	1	0
5	0	1	0	1	0	1
6	0	0	1	0	0	1
7	0	1	0	0	0	0
8	0	0	0	0	0	1

RESULT:

Thus the 4-bit value is shifted  
in right, left directions using D-flip flop.



Ex. No: 15

# COUNTERS


DATE:

AIM:

To implement 4-bit counters using JK flipflop.

CIRCUIT DIAGRAM:


4-Bit Asynchronous / Ripple up counters



CLK	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
X	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
16	0	0	0	0




BCD Ripple counters:



CLK	Q <sub>8</sub>	Q <sub>4</sub>	Q <sub>2</sub>	Q <sub>1</sub>
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

# 4-Bit Binary up / Down Synchronous Counters:



DOWN	CLK	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
1	0	0	0	0	0
1	1	0	0	0	1
1	2	0	0	1	0
1	3	0	0	1	1
1	4	0	1	0	0
1	5	0	1	0	1
1	6	0	1	1	0
1	7	0	1	1	1
1	8	1	0	0	0
1	9	1	0	0	1
1	10	1	0	1	0
1	11	1	0	1	1
1	12	1	1	0	0
1	13	1	1	0	1
1	14	1	1	1	0
1	15	1	1	1	1



RESULT:

Using ripple and synchronous  
counters binary values are counted using  
BCD counters BCD values incremented.