









A

C


Start-up Sequence: VDD_12V > VDD_5V > FPGA SOM > VDD_3V3



Title		
Size A3	Number	Revision
Date: 4/27/2025	Sheet of	
File: C:\Users\...\Power.SchDoc	Drawn By:	



Title		
Size A3	Number	Revision
Date:	4/27/2025	Sheet of
File:	C:\Users\...SD & Boot.SchDoc	Drawn By:



Standard pitch header pins, Xilinx cable layout for JTAG
Note: JTAG Pins are not in order

Title		
Size	Number	Revision
A3		
Date:	4/27/2025	Sheet of
File:	C:\Users\...\FTDI.SchDoc	Drawn By:

A

B

C





D

A


B

C

D



Title		
Size	Number	Revision
A3		
Date:	4/27/2025	Sheet of
File:	C:\Users\...\FMC LPC.SchDoc	Drawn By:



1

2

3

4

5

6

7

8

A

B

C

D



HDMI1

ADD TERMINATION RESISTORS? CHECK XILINX DATASHEET



DOUBLE CHECK

HD1_* Nets connect directly to the FPGA

1.8V LDO for both HDMI ICs




Below are ESD Diodes. I/O pins are physically shorted with traces on the PCB.
Output pins are connected to nothing inside the ESD Package.




Title		
Size	Number	Revision
A3		
Date:	4/27/2025	Sheet of
File:	C:\Users\...\HDMI1.SchDoc	Drawn By:


HDMI2



Title		
Size	Number	Revision
A3		
Date:	4/27/2025	Sheet of
File:	C:\Users\...\HDMI2.SchDoc	Drawn By:



Title		
Size A3	Number	Revision
Date: 4/27/2025		
File: C:\Users\...\USB.SchDoc		Sheet of
		Drawn By:



Title		
Size	Number	Revision
A3		
Date:	4/27/2025	Sheet of
File:	C:\Users\...\Ethernet & PMOD.SchDoc	Drawn By: