



Hasan AlAref • Revision 1.0 • 2025


Page 1: Cover
Page 2: BTB Connector
Page 3: Power
Page 4: SD & Boot
Page 5: FTDI
Page 6: MIPI

Page 7: HDMI1
Page 8: HDMI2
Page 9: USB Hub
Page 10: Ethernet
Page 11: Expansion

SoM: MYC-C7Z020-V2
Package: XC7Z020-CLG400-2
Documentation


Mezzanine Board-to-Board Connectors between FPGA SOM and FPGA Development Board

CHECK:
MIP1 PLACEMENT, MIGHT BE BETTER TO PUT BOTH ON ONE SIDE
ALL DIFF PAIRS' POLARITIES
ALL CONNECTIONS WITH PACKAGE FILE






Title			ALTAIR
Size	Number	Revision	
A3		1.0	
Date:	5/12/2025	Sheet of	
File:	G:\Other computers\...\BTB Mezzanine.Sch	Drawn By:	Hasan AlAref

Start-up Sequence: VDD_12V > VDD_5V > FPGA SOM > VDD_3V3 > HDMI_1V8
> FTDI_1V8






VDD_500 and VDD_501 supplied from the SOM
13/34/35 can be supplied by the SOM byshorting FB3, FB5 and FB6 on the SOM and removing the FBs below




Title ALTAIR		
Size A3	Number	Revision 1.0
Date: 5/12/2025	Sheet of	
File: G:\Other computers\...\Power.SchDoc	Drawn By: Hasan AlAref	

SD CARD





BOOT SEL




Boot selection via standard pitch header pins connected to BOOT_SEL in PS bank 501.
See Table 6-4: Boot Mode MIO Strapping Pins in in UG585.

RESET




Title				ALTAIR			
Size		Number			Revision		
A3					1.0		
Date:		5/12/2025		Sheet of			
File:		G:\Other computers\...SD & Boot.SchDoc		Drawn By:		Hasan AlAref	





DOUBLE CHECK

Standard pitch header pins, Xilinx cable layout for JTAG
Note: JTAG Pins are not in order






Title			ALTAIR		
Size	Number	Revision			
A3		1.0			
Date:	5/12/2025	Sheet of			
File:	G:\Other computers\I\FTDLSchDoc	Drawn By:		Hasan AlAref	






ALL RESISTORS 1%

Place all 150R resistors and 100R shunt resistors next to BTB Connectors



Title			ALTAIR
Size	Number	Revision	
A3		1.0	
Date:	5/12/2025	Sheet of	
File:	G:\Other computers\...\MIPI.SchDoc	Drawn By:	Hasan AlAref

D



Title ALTAIR			
Size A3	Number		Revision 1.0
Date: File:	5/12/2025 G:\Other computers\HDM11.SchDoc	Sheet of Drawn By: Hasan AlAref	

HDMI2

A

B

C


D

A










B

C


D




Below are ESD Diodes. I/O pins are physically shorted with traces on the PCB.
Output pins are connected to nothing inside the ESD Package.





Title			ALTAIR
Size	Number	Revision	
A3		1.0	
Date:	5/12/2025	Sheet of	
File:	G:\Other computers\...\HDMI2.SchDoc	Drawn By:	Hasan AlAref



Title			ALTAIR
Size	Number	Revision	
A3		1.0	
Date:	5/12/2025	Sheet of	
File:	G:\Other computers\...\USB.SchDoc	Drawn By:	Hasan AlAref



PMOD via standard pitch header pins connected to Bank 13.
All ESD Diodes SP3022-01ETG.



Title			ALTAIR
Size	Number	Revision	
A3		1.0	
Date:	5/12/2025	Sheet of	
File:	G:\Other computers\...\Ethernet & PMOD	Author By:	Hasan AlAref

A

B

C


D

A

B

C

D



Title			ALTAIR
Size	Number	Revision	
A3		1.0	
Date:	5/12/2025	Sheet of	
File:	G:\Other computers\...\Expansion.SchDoc	Drawn By:	Hasan AlAref