

# Department of Electrical and Computer Engineering

**Subject: Linear Integrated Circuit Design** 

LAB # 3 Device characteristics of an NMOS.

Attributes	Excellent (5)	Good (4)	Average (3)	Satisfactory (2)	Unsatisfactory (1)
Ability to Conduct Experiment					
Ability to assimilate the results					
Effective use of lab equipment and					
follows the lab safety					
follows the lab safety rules  Otal Marks:1  AB REPORT ASSESS			Obtained Ma	nrks :	
follows the lab safety rules  Total Marks:1		Good (4)	Obtained Ma  Average (3)	Satisfactory (2)	I
follows the lab safety rules  Otal Marks: 1  AB REPORT ASSESS	Excellent	Good	Average	Satisfactory	Unsatisfactory
follows the lab safety rules  Ootal Marks:1  AB REPORT ASSESS  Attributes	Excellent	Good	Average	Satisfactory	Unsatisfactory
follows the lab safety rules  Total Marks:1  AB REPORT ASSESS  Attributes  Data presentation	Excellent	Good	Average	Satisfactory	Unsatisfactory

Student Name: Muhammad Haseeb Reg. No: 200718 Section: BEEE-7A

## Title:

• Device characteristics of an NMOS.

## **Equipment:**


- Personal Computer
- VMware software
- Cadence Virtuoso

## **Introduction**


In this lab we will study about the characteristics of an NMOS transistor by obtaining various graphs between various variables and observe the region of operations.

### Lab Task


Below is the circuit which is designed on Cadence virtuoso to observe Nmos characteristics:



Click Ade L and select the following settings




Click on run to get the following graph:




<u>Graph Explanation</u>: The labelled point on this graph is the threshold voltage VTH. The variable on x-axis is vgs and after it reaches VTH the transister goes into saturation mode and before that it remains in cutoff mode.

Now we will plot the drain current with the drain to source voltage. For this change the design variable to vds in the analysis window and then click on Run.




<u>Graph Explanation</u>: The labeled point is the subtraction of threshold voltage from the vds voltage(1.5v). In the graph the transistor before this point is in triode mode and after this point it is in saturation mode.

Now go to Parametric Analaysis under tools and set the following settings:




### The following graph is obtained:




<u>Graph Explanation:</u> In parametric analysis we give a range of gate to source voltages Vgs from 0.1 to 3 volts. We will again subtract the threshold voltage Vth from all these different vgs voltages to get the points on the graph.

On the same analysis window go to dcopt-info and select Ron:



**Graph Explanation**: When the graph reaches the straight line is enters in Deep triode region which is achieved when Vds becomes less the 2 times overdrive voltage.(Vds<<2Vov)

Now we will plot the graph with gm on y axis and Vgs on X axis:



**Graph Explanation**: Gm = Slope of current

### **CONCLUSION**

In this lab we studied different graphs related to Nmos characteristics. We also Plotted graphs against current of Vds and Vgs and then calculated points and labeled them which determine dthe different regions of the mode of operation of the transistor.