Lab 6: The Complete CPU(Overall Project):

Introduction:

The objective of this final lab(lab 6) is to complete the CPU that is implemented by integrating the datapath and control unit designed in Labs 4b and 5. These components are combined with a reset circuit to form a functional processor. The design follows the features and specifications outlined in all the previous labs as well as the CPU specification document.

The datapath performs core operations like arithmetic, memory access, and register updates, while the control unit handles instruction decoding and signal control. The reset circuit ensures the system initializes correctly. This final integration demonstrates a complete and working CPU capable of executing the defined instruction set.

The following additional components that are required for the Overall CPU(These codes are all provided within D2L folder):

From the Lab6 folder on D2L:

- 17. Cpu1.vhd
- 18. Cpu_test_sim.vhd
- System_memory.mif
- 20. System_memory.qip
- 21. System_memory.vhd

On top of those, there is the CPU RESET Circuit(Part 1):

```
LIBRARY ieee;
     USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
    USE ieee.std logic unsigned.ALL;
 6 ⊟ENTITY reset_circuit IS
 7 ⊟PORT(
 8
         Reset : IN STD LOGIC;
         CLk : IN STD LOGIC;
 9
         Enable_PD : OUT STD_LOGIC := '1';
10
11
         Clr_PC : OUT STD_LOGIC
12
    END reset_circuit;
13
14
15 ⊟ARCHITECTURE Behavior OF reset_circuit IS
TYPE clkNum IS (clk0, clk1, clk2, clk3);
SIGNAL present_clk: clkNum;
18 ⊟BEGIN
19 ⊟
20 ⊟
        process (CLk) begin
         if rising_edge(CLk) then
21 ⊟
            if Reset = '1' then
              Clr PC <= '1';
22
23
             Enable PD <='0';
24
             present_clk <= clk0;</pre>
         elsif present_clk <= clk0 then
25 ⊟
26
             present_clk <= clk1;
27
         elsif present_clk <= clk1 then
present clk <= clk2;
         elsif present_clk <= clk2 then
present_clk <= clk3;</pre>
          elsif present_clk <= clk3 then
   Clr_PC <= '0';</pre>
32
              Enable PD <= '1';
33
34
           end if;
35
           end if;
         end process;
36
37 END Behavior;
```

Part 2: The Complete CPU System:

1)



























































