## **Lab 5: CPU Control Unit Design:**

## **Introduction:**

The objective of this lab(lab 5) is to successfully design a control unit to implement on the CPU to generate the appropriate control signals for the tasks to be running on the CPU data-path scheme(Lab 4B). The various signals controlled by the control unit include all of the MUXes, Registers and the ALU of the data-path scheme. The control unit takes status bits for "Zero" and "Carry" as inputs and takes the instruction. However, within the instruction, note that only the opcode(INST[31...28]) and function code(INST[27..24]) are taken, as only those are required to determine the task being executed(LDA, ADD, OR, etc.). As it will be seen from the waveforms, each instruction/task in a CPU data-path requires 3 clock cycles/stages (T0(Fetch), T1(Decode), and T2(Execute)).

The following component that is required for the Control Unit Design:

Implementation of the CPU Control Unit:

```
library ieee;
     use ieee std logic 1164.ALL;
 3
   □ENTITY control IS
 5 ⊟
       PORT (
 6
           clk, mclk : IN STD LOGIC;
 7
            enable : IN STD LOGIC;
 8
            statusC, statusZ : IN STD LOGIC;
9
           INST : IN STD LOGIC VECTOR(31 DOWNTO 0);
10
           A Mux, B Mux: OUT STD LOGIC;
11
           IM MUX1, REG Mux: OUT STD LOGIC;
12
            IM MUX2, DATA Mux: OUT STD LOGIC VECTOR(1 DOWNTO 0);
13
           ALU op: OUT STD LOGIC VECTOR(2 DOWNTO 0);
14
            inc PC, ld PC : OUT STD LOGIC;
15
            clr IR: OUT STD LOGIC;
16
            ld IR: OUT STD LOGIC;
17
            clr_A, clr_B, clr_C, clr_Z : OUT STD_LOGIC;
           ld A, ld B, ld C, ld Z : OUT STD LOGIC;
T : OUT STD LOGIC VECTOR (2 DOWNTO 0);
18
19
20
            wen, en : OUT STD LOGIC
21
           ) ;
22
        END control;
23
24
        ARCHITECTURE description OF control IS
25
           TYPE STATETYPE IS (state 0, state 1, state 2);
26
            SIGNAL present state: STATETYPE;
27
           SIGNAL Instruction sig: STD LOGIC VECTOR(3 downto 0);
28
           SIGNAL Instruction sig2: STD LOGIC VECTOR (7 downto 0);
29 ⊟
30
           Instruction sig <= INST(31 DOWNTO 28);</pre>
            Instruction_sig2 <= INST(31 DOWNTO 24);</pre>
31
```

```
33
              -- OPERATION DECODER --
 34 ⊟
              PROCESS (present state, INST , statusC, statusZ, enable, Instruction sig, Instruction sig2)
 35
              BEGIN
 36 🚊
                 if enable = '1' then
 37 ⊟
                     if present_state = state 0 then
                        DATA Mux<= "00"; -- Fetch Address of next instruction
 38
                        clr_IR <= '0';
 39
                        ld_IR <= '1';
 40
                        ld_PC <= '0';
 41
                        inc_PC <= '0';
 42
                        clr_A <= '0';
 43
                        ld_A <= '0';
 44
 45
                        ld B <= '0';
 46
                        clr B <= '0';
                        clr_C <= '0';
ld_C <= '0';
 47
 48
                        clr_Z <= '0';
 49
                        1d \overline{Z} \ll '0';
 50
 51
                        en <= '0';
                        wen <= '0';
 52
 53
                     elsif present_state = state_1 then
  clr_IR <= '0'; -- INCREMENT PC COUNTER
  ld_IR <= '0';</pre>
 54 🗎
 55
 56
                        ld_PC <= '1';
inc_PC <= '1';
 57
 58
                        clr_A <= '0';
 59
 60
                        \operatorname{1d} \overline{A} \leftarrow \operatorname{'0'};
 61
                        ld B <= '0';
                        clr_B <= '0';
 62
                        clr_C <= '0';
 63
                        ld_C <= '0';
 64
 65
                        clr Z <= '0';
                        ld Z <= '0';
 66
                        en <= '0';
 67
                        wen <= '0';
 68
 69
                        if Instruction_sig = "0010" then -- STA
 70 ⊟
                            clr_IR <= '0';
 71
                            ld_IR <= '0';
 72
                            ld_PC <= '1';
 73
 74
                            inc PC <= '1';
 75
                            clr_A <= '0';
                            ld_A <= '0';
 76
                            ld_B <= '0';
 77
 78
                            clr B <= '0';
 79
                            clr C <= '0';
                            ld_C <= '0';
 80
                            clr_Z <= '0';
 81
                            ld Z <= '0';
 82
 83
                            REG Mux <= '0';
                            DATA_Mux <= "00";
 84
                            en <= '1';
 85
                            wen <= '1';
 86
 87
                        elsif Instruction_sig = "0011" then -- STB
 88
     clr_IR <= '0';
 89
                            ld_Z <= '0';
 90
                            ld_IR <= '0';
 91
                            ld PC <= '1';
 92
                            inc_PC <= '1';
 93
                            clr_A <= '0';
ld_A <= '0';
 94
 95
 96
                            ld B <= '0';
 97
                            clr B <= '0';
                            clr_C <= '0';
ld_C <= '0';
 98
 99
                            clr_Z <= '0';
100
101
                            1d \overline{Z} \ll '0';
                            REG Mux <= '1';
102
                            DATA_Mux <= "00";
103
                            en <= '1';
wen <= '1';
104
105
106
```

```
elsif Instruction_sig = "1001" then -- LDA
107
     108
                           clr IR <= '0';
                           ld_IR <= '0';
109
                           ld_PC <= '1';
110
                           inc_PC <= '1';
111
                           clr A <= '0';
112
                           ld_A <= '1';
113
                           ld_B <= '0';
114
115
                           clr B <= '0';
                           clr C <= '0';
116
                           ld_C <= '0';
117
118
                           clr Z <= '0';
                           1d \overline{Z} \ll '0';
119
                           DATA_Mux <= "01";
120
121
                           EN <= '1';
122
                           WEN <= '0';
123
                        elsif Instruction_sig = "1010" then -- LDB
124
125
                           clr IR <= '0';
126
                           ld IR <= '0';
                           ld_PC <= '1';
127
                           inc_PC <= '1';
128
129
                           clr_A <= '0';
                           ld_A <= '0';
130
                           ld_B <= '1';
131
132
                           clr B <= '0';
                           clr C <= '0';
133
                           ld_C <= '0';
134
135
                           clr Z <= '0';
136
                           1d \overline{Z} \ll '0';
                           REG_Mux <= '0';</pre>
137
138
                           DATA Mux <= "01";
139
                           EN <= '1';
                           WEN <= '0';
140
141
                        end if; -- END IF FOR LOAD STORE IN STAGE 1
142
143 ⊟
                    elsif present_state = state_2 then
144
145
                        if Instruction sig = "0101" then -- JUMP
146
                           clr_IR <= '0';
147
                           ld IR <= '0';
                           ld_PC <= '1';
148
                           inc_PC <= '0';
149
                           clr_A <= '0';
150
                           \operatorname{1d} \overline{A} \leftarrow \operatorname{10'};
151
                           ld B <= '0';
152
                           clr_B <= '0';
153
                           clr_C <= '0';
ld C <= '0';
154
155
                           clr_Z <= '0';
156
                           ld_\overline{Z} <= '0';
157
158
                        elsif Instruction_sig = "0110" then -- BEQ
159
                           clr IR <= '0';
160
                           ld_IR <= '0';
161
                           ld_PC <= '1';
162
                           inc_PC <= '0';
163
                           clr_A <= '0';
164
                           ld_A <= '0';
165
                           ld_B <= '0';
166
167
                           clr B <= '0';
168
                           clr C <= '0';
169
                           1d \overline{C} \ll '0';
                           clr_Z <= '0';
170
                           ld_Z <= '0';
171
172
                        elsif Instruction_sig = "1000" then -- BNE
173
     clr_IR <= '0';
ld_IR <= '0';</pre>
174
175
176
                           inc PC <= '0';
                           clr_A <= '0';
ld_A <= '0';
177
178
                           ld B <= '0';
179
```

```
180
                            clr_B <= '0';
                            clr_C <= '0';
181
                            ld_C <= '0';
182
                            clr Z <= '0';
183
                            ld \overline{Z} \ll 0';
184
185
                        elsif Instruction_sig = "1001" then -- LDA
186
      clr_IR <= '0';
ld IR <= '0';
187
188
                            ld_PC <= '0';
189
                            inc_PC <= '0';
190
                            clr_A <= '0';
191
192
                            1d \overline{A} \ll 11';
193
                            ld B <= '0';
                            clr_B <= '0';
194
                            clr_C <= '0';
195
                            ld_C <= '0';
196
197
                            clr Z <= '0';
                            1d \overline{Z} \ll '0';
198
                            B_Mux <= '0';
199
200
                            DATA_Mux <= "01";
201
                            EN <= '1';
                            WEN <= '0';
202
203
                        elsif Instruction_sig = "1010" then -- LDB
204
      clr_IR <= '0';
ld_IR <= '0';</pre>
205
206
                            ld_PC <='0';
207
                            inc_PC <= '0';
208
                            clr_A <= '0';
ld_A <= '0';
209
210
                            ld B <= '1';
211
                            clr_B <= '0';
212
213
                            clr_C <= '0';
                            ld_C <='0';
214
215
                            clr Z <= '0';
                            ld_{\overline{Z}} \ll "0";
216
217
                            B Mux <= '0';
218
                            DATA_MUX <= "01";
219
                            EN <= '1';
220
                            WEN <= '0';
221
                        elsif Instruction_sig = "0010" then -- STA
222 ⊟
                           clr_IR <= '0';
ld_IR <= '0';
223
224
225
                            ld PC <= '0';
                            inc_PC <= '0';
226
                            clr_A <= '0';
227
                            ld_A <= '0';
228
                            ld B <= '0';
229
                            clr_B <= '0';
230
                            clr_C <= '0';
231
                            ld_C <= '0';
232
233
                            clr Z <= '0';
234
                            1d \overline{Z} \ll '0';
                            REG Mux <= '0';
235
                            DATA_Mux<="00";
236
237
                            EN <= '1';
238
                            WEN <= '1';
239
                        elsif Instruction_sig = "0011" then -- STB
240 ⊟
                            clr_IR <= '0';
ld_IR <= '0';</pre>
241
242
                            ld PC <= '0';
243
                            inc_PC <= '0';
244
                            clr_A <= '0';
245
246
                            1d \overline{A} \ll "0";
                            ld B <= '0';
247
                            clr_B <= '0';
248
                            clr_C <= '0';
249
                            ld_C <= '0';
250
251
                            clr Z <= '0';
                            ld_\(\overline{z}\) <= '0';
252
                            clr_Z <= '0';
253
```

```
ld_Z <= '0';
254
                            REG_Mux <= '1';
255
256
                            DATA Mux <= "00";
                           en <= '1';
257
                           wen <= '1';
258
259
260
                        elsif Instruction sig = "0000" then -- LDAI
     clr_IR <= '0';
261
                           ld IR <= '0';
262
                           ld_PC <= '0';
263
                           inc_pc <= '0';
264
                           clr_A <= '0';
265
266
                           \operatorname{1d} \overline{A} \leftarrow \operatorname{11'};
                           ld B <= '0';
267
                           clr_B <= '0';
268
                            clr_C <= '0';
269
270
                           ld C <= '0';
                           clr_Z <= '0';
271
                           ld_Z <= '0';
272
                           ALU_op <= "000";
273
274
                           A_Mux <= '1';
275
                        elsif Instruction_sig = "0001" then -- LDBI
276 ⊟
                           clr_IR <= '0';
277
                           ld_IR <= '0';
278
279
                           ld PC <= '0';
                           inc_pc <= '0';
280
                           clr_A <= '0';
281
                           ld A <= '0';
282
                           ld_B <= '1';
283
284
                           clr B <= '0';
285
                           clr C <= '0';
                           ld_C <= '0';
286
                           clr_Z <= '0';
ld_Z <= '0';
287
288
                           B Mux <= '1';
289
290
291
                        elsif Instruction_sig = "0100" then -- LUI
292
                           clr IR <= '0';
                           ld IR <= '0';</pre>
293
                           ld_PC <= '0';
294
                           inc_pc <= '0';
clr_A <= '0';
295
296
                           1d \overline{A} \ll 11';
297
298
                           ld B <= '0';
                           clr_B <= '1';
299
                           clr_C <= '0';
300
                           ld_C <= '0';
301
302
                           clr Z <= '0';
                           1d \overline{z} \ll '0';
303
                           ALU_op <= "001";
304
                           A_Mux <= '1';
305
306
                           DATA Mux <= "10";
                           IM MUX1 <= '1';
307
                        elsif Instruction_sig2 = "01111001" then --ANDI
   clr_IR <= '0';</pre>
308
      309
                           ld_IR <= '0';
310
311
                           ld PC <= '0';
                           inc_PC <= '0';
312
                           clr_A <= '0';
ld_A <= '1';
313
314
315
                           ld B <= '0';
                           clr B <= '0';
316
                           clr_C <= '0';
317
                           ld_C <= '1';
318
                           clr_Z <= '0';
319
320
                           1d \overline{Z} \ll '1';
                           ALU_op <= "000";
321
                           A_Mux <= '0';
DATA_Mux <= "10";
322
323
                           IM_MUX1 <= '0';
324
                           IM MUX2 <= "01";
325
                        elsif Instruction_sig2 = "011111110" then -- DECA
326 ⊟
                           clr IR <= '0';
327
```

```
328
                           ld IR <= '0';</pre>
                           ld_PC <= '0';
329
                           inc_PC <= '0';
330
                           clr_A <= '0';
331
                           \operatorname{1d} \overline{A} \ll 11';
332
                           ld_B <= '0';
333
                           clr_B <= '0';
334
                           clr_C <= '0';
335
                           1d \overline{C} \ll '1';
336
337
                           clr_Z <= '0';
                           ld \overline{Z} \ll '1';
338
                           ALU_op <= "110";
339
340
                           A Mux <= '0';
                           DATA Mux <= "10";
341
                           IM_MUX1 <= '0';
342
                           IM MUX2 <= "10";
343
344 🖹
                        elsif Instruction sig2 = "01110000" then -- ADD
                           clr_IR <= '0';
345
                           ld_IR <= '0';
346
                           ld_PC <= '0';
347
348
                           inc_PC <= '0';
                           clr A <= '0';
349
                           ld A <= '1';
350
                           ld_B <= '0';
351
                           clr_B <= '0';
352
353
                           clr_C <= '0';
                           1d \overline{C} \ll '1';
354
                           clr_Z <= '0';
355
                           ld_\(\overline{Z}\) <= '1';
356
357
                           ALU_op <= "010";
358
                           A Mux <= '0';
                           DATA_Mux <= "10";
359
                           IM_MUX1 <= '0';</pre>
360
                           IM_MUX2 <= "00";</pre>
361
362
363 ⊟
                        elsif Instruction_sig2 = "01110010" then --SUB
                           clr IR <= '0';
364
365
                           ld IR <= '0';</pre>
                           ld_PC <= '0';
366
367
                           inc PC <= '0';
                           clr A <= '0';
368
                           ld A <= '1';
369
                           ld_B <= '0';
370
371
                           clr B <= '0';
372
                           clr_C <= '0';
                           ld_C <= '1';
373
                           clr_Z <= '0';
374
                           ld_\(\overline{z}\) <= '1';
375
376
                           ALU op <= "110";
                           A Mux <= '0';
377
                           DATA Mux <= "10";
378
                           IM_MUX1 <= '0';
379
                           IM MUX2 <= "00";
380
381 🚊
                        elsif Instruction_sig2 = "01110011" then --INCA
                           clr_IR <= '0';
382
                           ld_IR <= '0';
383
                           ld_PC <= '0';
384
                           inc_PC <= '0';
385
386
                           clr A <= '0';
                           1d \overline{A} \ll 11';
387
                           ld_B <= '0';
388
                           clr_B <= '0';
389
                           clr C <= '0';
390
                           ld_C <= '1';
391
                           clr_Z <= '0';
392
                           ld_\overline{Z} <= '1';
393
394
                           ALU_op <= "010";
395
                           A Mux <= '0';
                           DATA Mux <= "10";
396
                           IM_MUX1 <= '0';
397
                           IM_MUX2 <= "10";</pre>
398
399 崫
                        elsif Instruction sig2 = "01111011" then -- AND
                           clr_IR <= '0';
400
                           ld_IR <= '0';
401
```

```
ld_PC <= '0';
402
                             inc_PC <= '0';
403
404
                             clr A <= '0';
                             \operatorname{1d} \overline{A} \leftarrow \operatorname{11'};
405
                             ld B <= '0';
406
                             clr_B <= '0';
407
                             clr C <= '0';
408
                             ld C <= '1';
409
                             clr Z <= '0';
410
                             ld_\(\overline{z}\) <= '1';
411
                             ALU_op <= "000";
412
                             A Mux <= '0';
413
414
                             DATA Mux <= "10";
                             IM_MUX1 <= '0';
415
                             IM MUX2 <= "00";
416
                         elsif Instruction_sig2 = "01110001" then -- ADDI
417
418
                             clr IR <= '0';
                             ld_IR <= '0';
419
                             ld_PC <= '0';
420
                             inc_PC <= '0';
421
                             clr_A <= '0';
422
                             ld A <= '1';
423
                             ld_B <= '0';
424
                             clr_B <= '0';
425
                             clr_C <= '0';
426
                             ld_C <= '1';
427
                             clr Z <= '0';
428
                             1d \overline{Z} \ll '1';
429
                             ALU_op <= "010";
430
                             A_Mux <= '0';
431
432
                             DATA Mux <= "10";
433
                             IM MUX1 <= '0';
                             IM MUX2 <= "01";
434
                          elsif Instruction_sig2 = "01111101" then -- ORI
435
      clr_IR <= '0';
ld_IR <= '0';</pre>
436
437
                             ld_PC <= '0';
438
439
                             inc PC <= '0';
                             clr_A <= '0';
440
                             \operatorname{1d} \overline{A} \ll 11';
441
                             ld_B <= '0';
442
                             clr_B <= '0';
443
                             clr_C <= '0';
444
445
                             1d \overline{C} \ll '1';
                             clr_Z <= '0';
446
                             ld_\(\overline{Z}\) <= '1';
447
                             ALU_op <= "001";
A_Mux <= '0';
448
449
                             DATA Mux <= "10";
450
                             IM MUX1 <= '0';
451
                             IM_MUX2 <= "01";</pre>
452
453 ⊟
                         elsif Instruction_sig2 = "01110100" then --ROL
454
                             clr IR <= '0';
                             ld IR <= '0';</pre>
455
                             ld_PC <= '0';
456
                             inc_PC <= '0';
457
                             clr_A <= '0';
458
                             ld \overline{A} \ll 11;
459
                             ld B <= '0';
460
                             clr_B <= '0';
461
                             clr_C <= '0';
462
463
                             \operatorname{ld} \overline{C} \leftarrow \operatorname{'1'};
                             clr Z <= '0';
464
                             ld Z <= '1';
465
                             ALU_op <= "100";
466
                             A Mux <= '0';
467
468
                             DATA Mux <= "10";
                             IM MUX1 <= '0';
469
470
                         elsif Instruction_sig2 = "011111111" then -- ROR
471 <u>=</u>
472
                             clr IR <= '0';
473
                             ld IR <= '0';
                             ld PC <= '0';
474
                             inc_PC <= '0';
475
```

```
476
                              clr A <= '0';
                              ld A <= '1';
477
                              ld_B <= '0';
478
                              clr_B <= '0';
479
                              clr_C <= '0';
480
                              ld_C <= '1';
481
                              clr_Z <= '0';
482
                              ld_\overline{Z} <= '1';
483
484
                              \overline{ALU} op <= "101";
                              A Mux <= '0';
485
                             DATA_Mux <= "10";
IM_MUX1 <= '0';
486
487
488
                          elsif Instruction_sig2 = "01110101" then -- CLR_A
    clr_IR <= '0';</pre>
489 <u>=</u>
490
                              ld_IR <= '0';
491
                              ld PC <= '0';
492
                             inc_PC <= '0';
clr_A <= '1';
493
494
495
                              ld_A <= '0';
496
                              ld B <= '0';
                              clr_B <= '0';
clr_C <= '0';
497
498
                              ld C <= '0';
499
                              clr Z <= '0';
500
                              ld_\overline{Z} <= '0';
501
502
                          elsif Instruction_sig2 = "01110110" then --CLR_B
503 🚊
                              clr_IR <= '0';
ld_IR <= '0';</pre>
504
505
506
                              ld PC <= '0';
507
                              inc PC <= '0';
508
                              clr A <= '0';
                              ld A <= '0';
509
                              ld_B <= '0';
510
                              clr_B <= '1';
511
                              clr_C <= '0';
512
513
                             ld C <= '0';
514
                             clr Z <= '0';
515
                             ld \overline{Z} \ll 0';
516
                          elsif Instruction_sig2 = "01110111" then --CLR C
517 🖹
518
                             clr IR <= '0';
519
                             ld IR <= '0';
520
                             ld_PC <= '0';
                             inc_PC <= '0';
clr_A <= '0';
521
522
                             ld_A <= '0';
523
                             ld B <= '0';
524
                             clr_B <= '0';
525
                             clr_C <= '1';
ld_C <= '0';
526
527
                             clr_Z <= '0';
ld_Z <= '0';
528
529
530
                         elsif Instruction_sig2 = "01111000" then -- CLR_Z
   clr_IR <= '0';</pre>
531 🚊
532
                             ld_IR <= '0';
533
                             ld_PC <= '0';
534
                             inc_PC <= '0';
535
                             clr_A <= '0';
536
                             ld_A <= '0';
537
                             ld_B <= '0';
538
                             clr_B <= '0';
539
                             clr_C <= '0';
540
                             ld_C <= '0';
541
                             clr_Z <= '1';
ld_Z <= '0';
542
543
544
545 ⊟
                          elsif Instruction_sig2 = "01111010" then --TSTZ
                             if institute = '1') then
  clr IR <= '0'; -- INCREMENT PC COUNTER
  ld_IR <= '0';
  ld PC <= '1';</pre>
546 ⊟
547
548
549
```

```
550
                              inc_PC <= '1';
                              clr_A <= '0';
551
                              ld A <= '0';
552
                              clr B <= '0';
553
                             clr_C <= '0';
ld_C <= '0';
554
555
556
                              clr Z <= '0';
                              ld_\(\overline{Z}\) <= '0';
557
558
                          end if;
559 🚊
                       elsif Instruction sig2 = "011111100" then --TSTC
                          if(statusC = '1') then
  clr IR <= '0'; -- INCREMENT PC COUNTER</pre>
560
561
                              ld_IR <= '0';
562
                              ld_PC <= '1';
563
564
                              inc PC <= '1';
                              clr_A <= '0';
565
                              ld_A <= '0';
566
                              ld_B <= '0';
567
                              clr_B <= '0';
568
                              clr_C <= '0';
569
                              ld_C <= '0';
570
571
                              clr Z <= '0';
572
                             1d \overline{Z} <= '0';
                          end if;
573
574
                       end if; -- For state 2 ops
575
                   end if;
576
                end if; -- FOR Enable
             END process;
577
578
             -- STATE MACHINE --
579 崫
             PROCESS(clk, enable)
580
            begin
581 🖹
               if enable = '1' then
582 ⊟
                   if rising edge(clk) then
583 ⊟
                      if present state = state 0 then present state <= state 1;
584 ⊟
                      elsif present state = state_1 then present_state <= state_2;</pre>
585 ⊟
                      else present_state <= state_0;</pre>
586
587
                      end if;
                   end if;
588 🖹
               else present_state <= state_0;</pre>
589
                end if;
590
            END process;
591
             WITH present_state select
  T <= "001" when state_0,</pre>
592
593
                     "010" when state_1,
594
                      "100" when state_2,
595
                     "001" when others;
596
597 END description;
```

Figure 1: Code Implementation for the CPU Control Unit Design Component

## Control Unit Functional Simulation Waveforms - Testing Portion:




Figure 2: Waveform of the CPU Control Unit for operation: LDAI(Load Intermediate)




Figure 3: Waveform of the CPU Control Unit for operation: LDBI(Load Intermediate)




Figure 4: Waveform of the CPU Control Unit Component for operation: STA(Store from A)




Figure 5: Waveform of the CPU Control Unit Component for operation: STB(Store from B)






Figure 6: Waveform of the CPU Control Unit Component for operation: LDA(Load into A)




Figure 7: Waveform of the CPU Control Unit Component for operation: LDB(Load into B)




Figure 8: Waveform of the CPU Control Unit Component for operation: LUI(Load Instruction)




Figure 9: Waveform of the CPU Control Unit Component for operation: JMP(Jump Instruction)






Figure 10: Waveform of the CPU Control Unit Component for operation: BEQ(Branch if-equal)






Figure 11: Waveform of the CPU Control Unit for operation: BNE(Branch if-Not-equal)






Figure 12: Waveform of the CPU Control Unit Component for operation: ADD






Figure 13: Waveform of the CPU Control Unit for operation: ADDI(Add intermediate)






Figure 14: Waveform of the CPU Control Unit Component for operation: SUB

## 14)




Figure 15: Waveform of the CPU Control Unit Component for operation: INCA(Increment)






Figure 16: Waveform of the CPU Control Unit Component for operation: ROL(Rotate Left)






Figure 17: Waveform of the CPU Control Unit Component for operation: CLRA(Clear Reg. A)






Figure 18: Waveform of the CPU Control Unit Component for operation: CLRB(Clear Reg. B)






Figure 19: Waveform of the CPU Control Unit for operation: ANDI(And with intermediate)






Figure 20: Waveform of the CPU Control Unit Component for operation: AND






Figure 21: Waveform of the CPU Control Unit for operation: ORI(OR with Intermediate)




Figure 22: Waveform of the CPU Control Unit Component for operation: DECA(Decrement)




Figure 23: Waveform of the CPU Control Unit Component for operation: ROR(Rotate Right)

In conclusion, the control unit is an essential component of the CPU, responsible for generating the correct control signals to execute instructions appropriately. By automating the coordination of MUXes, Registers, and the ALU, the control unit eliminates manual signal handling, and thus prevents redundancy and eliminates inefficiency. As observed in the waveforms, it systematically directs each instruction through the necessary clock cycle stages, enabling seamless operation of the CPU data-path.