Lab 4B(Lab 4 Part-2): Data-Path Design:

Introduction:

The objective of this lab(lab 4 part 2) is to successfully construct a functional data-path scheme and test it for a processor, more specifically a 32-bit CPU unit. For this lab, previous lab components(PC, register, ALU, Data memory module) are taken side-by-side with some new data-path components, and they are assembled to create a sufficient CPU data-path. The data-path is then required to go through testing from different specifications and requirements in creating different waveforms for various operations. Note that the instruction memory is not filled out yet, this will be worked on for later labs(lab 6).

Please note that the following project files are the components from the previous labs that are required for this one:

- In this lab we will build the and test the data-path for the 32-bit processor. Please copy the following VHDL files from the previous labs into your Lab4b folder, then add them to your project in the Add Files section of the New Project Wizard:
 - From Lab 2:
 - "register32.vhd"
 - o "add.vhd"
 - o "mux2to1.vhd"
 - o "pc.vhd"
 - From Lab 3a:
 - o "fulladd.vhd"
 - o "adder4.vhd"
 - o "adder16.vhd"
 - o "adder32.vhd"
 - o "alu.vhd"
 - From Lab 4a:
 - "data_mem.vhd"

The following are the new components that are required for the data-path:

Implementation of the LZE(Lower Zero Extender) Unit:

```
library ieee;
2
     use ieee.std logic 1164.all;
3
     use ieee.numeric std.all;
5 ⊟entity LZE is
6 ⊟port(
7
    LZE in : in std logic vector(31 downto 0);
    LZE out : out std logic vector(31 downto 0)
9
    -);
10
    end entity;
11
12
   ⊟architecture Behavior of LZE is
   Lsignal zeros: std logic vector(15 downto 0) := (others => '0');
13
14 ⊟begin
15 L
        LZE out <= zeros & LZE in(15 downto 0);
16 end Behavior;
```

Figure 1: Code Implementation for the LZE(Lower Zero Extender) Unit Component

Implementation of the UZE(Upper Zero Extender) Unit:

```
library ieee;
     use ieee.std logic 1164.all;
 2
     use ieee.numeric std.all;
 3
 5 ⊟entity UZE is
 6 ⊟port(
    UZE in : in std logic vector(31 downto 0);
 7
     UZE out : out std logic vector(31 downto 0)
 8
9
    F);
    end entity;
10
11
12 □architecture Behavior of UZE is
13 L
        signal zeros : std logic vector(15 downto 0) := (others => '0');
14 ⊟begin
15 <sup>L</sup>
        UZE out <= UZE in(15 downto 0) & zeros;
     end Behavior:
16
```

Figure 2: Code Implementation for the UZE(Upper Zero Extender) Unit Component

Implementation of the RED(Reducer Unit) Unit:

```
1
    library ieee;
    use ieee std logic 1164.all;
2
3
    use ieee.numeric std.all;
4
5 ⊟entity RED is
6 ⊟port(
7
        RED in : in std logic vector(31 downto 0);
        RED out : out unsigned (7 downto 0)
8
9
10
    end entity;
11
13 ⊟begin
14 RED_out < end Behavior;
       RED out <= unsigned (RED in(7 downto 0));</pre>
16
```

Figure 3: Code Implementation for the RED(Reducer Unit) Unit Component

Implementation of the mux4to1(4 IN-1 OUT MUX) Unit:

```
1
     library ieee;
 2 use ieee.std_logic_1164.all;
 3
 4 ⊟entity mux4tol is
 5 ⊟port(
    s : in std logic vector(1 downto 0);
 6
 7
    X1, X2, X3, X4 : in std logic vector(31 downto 0);
 8
    f: out std logic vector(31 downto 0)
    F);
 9
10
    end mux4to1;
11
12 ⊟architecture Behavior of mux4tol is
13 ⊟begin
14
       with s select
15
         f <= X1 when "00",
               X2 when "01",
16
17
               X3 when "10",
               X4 when "11";
19
   end Behavior;
```

Figure 4: Code Implementation for the 4 Input and 1 Output MUX(mux4to1) Unit Component

Implementation of the 32-bit CPU Data Path Design:

```
library ieee;
      use ieee.std_logic_1164.all;
     use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
 6 mentity data_path is
 7 ⊟port(
 8
      --Clock Signals
     Clk, mClk : in std_logic;
 9
10
11
      --Memory Signals
12
     WEN, EN : in std logic;
13
14
      --Register Control Signals
15
      Clr A, Ld A : in std logic;
16
      Clr_B, Ld_B : in std_logic;
17
      Clr_C, Ld_C : in std_logic;
18
      Clr_Z, Ld_Z : in std_logic;
19
      ClrPC, Ld PC : in std logic;
20
      ClrIR, Ld_IR : in std_logic;
21
22
      --Register Outputs
23
      Out A : out std logic vector(31 downto 0);
      Out B : out std logic_vector(31 downto 0);
Out_C : out std_logic;
24
25
26
      Out_Z : out std_logic;
      Out_PC : out std_logic_vector(31 downto 0);
Out_IR : out std_logic_vector(31 downto 0);
27
28
29
30
      --Special PC Inputs
31
      Inc_PC : in std_logic;
32
33
      --Address and Data Bus Signals
     ADDR OUT : out std logic vector(31 downto 0);
34
     DATA_IN : in std_logic_vector(31 downto 0);
DATA_BUS, MEM_OUT, MEM_IN : out std_logic_vector(31 downto 0);
35
36
37
      MEM_ADDR : out unsigned(7 downto 0);
38
39
      --MUX Controls
      DATA MUX : in std_logic_vector(1 downto 0);
40
      REG MUX : in std logic;
41
      A_MUX, B_MUX : in std_logic;
42
43
      IM_MUX1 : in std_logic;
44
      IM_MUX2 : in std_logic_vector(1 downto 0);
45
46
      --ALU Operations
47
      ALU Op : in std logic vector(2 downto 0)
48
     -):
49
      end entity;
50
51
52
    ⊟architecture Behavior of data path is
53
54
     --Component Instantations Data Memory Module
55 \( \sigma\) component data_mem is
56
    ⊟port(
57
     clk : in std logic;
     addr : in unsigned(7 downto 0);
59
      data_in : in std_logic_vector(31 downto 0);
60
      wen : in std logic;
61
      en : in std logic;
62
      data out : out std logic vector(31 downto 0)
63
64
      end component;
```

```
66 --Register32
67 ⊟component register32 is
68 ⊟port (
     d : in std_logic_vector(31 downto 0);
69
70
     ld : in std logic ;
71
     clr : in std_logic ;
72
     clk : in std_logic ;
73
     Q : out std_logic_vector(31 downto 0)) ;
74
     end component;
75
     --Program Counter
76
    □component pc is
77
78
     ⊟port (
79
     clr : in std logic ;
     clk : in std_logic ;
80
81
     ld : in std logic ;
     inc : in std logic ;
     d : in std_logic_vector(31 downto 0);
q : out std_logic_vector(31 downto 0));
83
84
85
     end component;
86
     --LZE
87
88 Ecomponent LZE is
89
     ⊟port(
     LZE in : in std logic vector(31 downto 0);
     LZE_out : out std_logic_vector(31 downto 0);
91
92
93
     end component;
94
     --UZE
95
96 ⊟component UZE is
97
     □port(
98
     UZE in : in std logic vector(31 downto 0);
99
     UZE out : out std logic vector(31 downto 0)
100
     -);
     end component;
101
102
103 --RED
104 Ecomponent RED is
105 ⊟port(
          RED_in : in std_logic_vector(31 downto 0);
RED_out : out unsigned(7 downto 0)
106
107
108
     end component;
109
110
     --mux2to1
111
112 Ecomponent mux2tol is
113 ⊟port (
114
     s : in std_logic ;
115
     w0, w1 : in std logic vector(31 downto 0);
     f : out std logic_vector(31 downto 0) );
end component;
116
117
118
119
     --mux4to1
120 Ecomponent mux4tol is
121 ⊟port(
     s: in std_logic_vector(1 downto 0);
X1, X2, X3, X4: in std_logic_vector(31 downto 0);
122
123
124
     f: out std logic vector(31 downto 0)
     end component;
125
126
127
     --ALU
128
129 Ecomponent ALU32 is
130
    ⊟port(
131
     a, b : in std logic vector(31 downto 0);
      op : in std_logic_vector(2 downto 0);
result : out std logic_vector(31 downto 0);
132
133
      zero, cout : out std_logic );
134
     end component;
135
136
```

```
--Signal Instantations
       signal IR_OUT : std_logic_vector(31 downto 0);
signal data_bus_s : std_logic_vector(31 downto 0);
138
139
       signal LZE out PC : std logic vector(31 downto 0);
140
141
       signal LZE out A mux : std logic vector(31 downto 0);
142
       signal LZE out B mux : std logic vector(31 downto 0);
       signal RED_out_data_mem : unsigned(7 downto 0);
143
144
       signal A_Mux_out : std_logic_vector(31 downto 0);
145
       signal B_Mux_out : std_logic_vector(31 downto 0);
       signal reg A out : std logic vector(31 downto 0);
signal reg B out : std logic vector(31 downto 0);
146
147
       signal reg_Mux_out : std_logic_vector(31 downto 0);
148
149
       signal data_mem_out : std_logic_vector(31 downto 0);
150
       signal UZE IM MUX1 out : std logic vector(31 downto 0);
151
       signal IM MUX1 out : std logic vector(31 downto 0);
       signal LZE_IM_MUX2_out : std_logic_vector(31 downto 0);
152
153
       signal IM_MUX2_out : std_logic_vector(31 downto 0);
154
       signal ALU out : std logic vector(31 downto 0);
155
       signal zero flag : std logic;
      signal carry_flag: Std_logic;
signal temp: std_logic_vector(30 downto 0) := (others => '0');
signal out_pc_sig: std_logic_vector(31 downto 0);
156
157
158
159
160
161 🛱
         IR: register32 port map(
          data bus_s,
162
          Ld_IR,
163
164
          ClrIR,
165
          Clk,
          IR OUT
166
167
          );
168
169 🚊
          LZE PC: LZE port map(
170
          IR OUT,
171
          LZE out PC
172
          );
173
174 📋
          PC0: pc port map(
175
          CLRPC,
176
          Clk,
177
          ld PC,
178
          INC PC,
179
          LZE out PC,
180
          --ADDR OUT
181
          out_pc_sig
182
          );
183
184 🚊
          LZE A Mux: LZE port map(
185
          IR OUT,
186
          LZE out A mux
187
          );
188
189 🚊
          A Mux0: mux2to1 port map(
190
          A MUX,
191
          data bus s,
192
          LZE out A mux,
193
          A mux out
194
195
196 ⊟
          Reg_A: register32 port map(
197
          A mux out,
198
          Ld A,
199
          Clr_A,
200
          Clk,
201
          reg_A_out
202
          );
203
204 ⊟
          LZE B Mux: LZE port map(
205
          IR OUT,
206
          LZE out B mux
207
          );
208
```

```
209 ⊟
         B_Mux0: mux2to1 port map(
210
         B MUX,
211
         data_bus_s,
212
         LZE out B mux,
213
         B_mux_out
214
215
216 \Box
         Reg_B: register32 port map(
217
         B_mux_out,
218
         Ld B,
219
         Clr_B,
220
         Clk,
221
         reg_B_out
222
         );
223
224 ⊟
         Reg_Mux0: mux2to1 port map(
225
         REG_MUX,
226
         Reg A out,
227
         Reg B out,
228
         Reg_Mux_out
229
230
231 ⊟
         RED_Data_Mem: RED port map(
232
233
         IR OUT,
         RED_out_data_mem
234
235
236 ⊟
         Data Mem0: data mem port map(
237
         mClk,
238
         RED_out_data_mem,
239
         Reg_Mux_out,
240
         WEN,
241
         EN,
242
         data mem out
243
244
245
         UZE IM MUX1: UZE port map(
246
         IR OUT,
         UZE_IM_MUX1_out
247
248
         );
249
250
         IM MUX1a: mux2to1 port map(
251
         IM MUX1,
252
253
         reg_A_out,
         UZE IM MUX1 out,
254
         IM MUX1 out
255
         );
256
257
         LZE_IM_MUX2: LZE port map(
258
         IR_OUT,
259
         LZE IM MUX2 out
260
         );
261
262
         IM MUX2a: mux4to1 port map(
263
         IM MUX2,
264
         reg_B_out,
265
         LZE_IM_MUX2_out, (temp &'1'), (others =>'0'),
266
         IM_MUX2_out
267
268
269
         ALU0: ALU32 port map(
270
         IM_MUX1_out,
271
         IM MUX2 out,
272
         ALU Op,
273
         ALU out,
274
         zero_flag,
275
         carry_flag
276
277
```

```
DATA MUX0: mux4to1 port map(
279
          DATA MUX,
280
          DATA IN,
281
          data mem out,
282
         ALU_out,
283
          (others => '0'),
284
          data_bus_s
285
286
          DATA_BUS <= data_bus_s;</pre>
287
288
          OUT A <= reg A out;
289
          OUT_B <= reg_B_out;
290
          OUT_IR <= IR_OUT;
291
          ADDR_OUT <= out_pc_sig;
292
          OUT_PC <= out_pc_sig;
293
294
          MEM_ADDR <= RED_out_data_mem;</pre>
295
          MEM IN <= Reg Mux out;
296
         MEM_OUT <= data_mem_out;</pre>
297
      end Behavior;
```

Figure 5 – 1: Code Implementation for the 32-bit CPU Data Path Design Component

<u>Data Path Functional Simulation Waveforms - Testing Portion:</u>




Figure 6: Waveform of the 32-bit CPU Data Path Design Component for operation: LDAI(load)




Figure 7: Waveform of the 32-bit CPU Data Path Design Component for operation: LDBI(load)




Figure 8: Waveform of the 32-bit CPU Data Path Design Component for operation: STA(storing)




Figure 9: Waveform of the 32-bit CPU Data Path Design Component for operation: STB(storing)




Figure 10: Waveform of the 32-bit CPU Data Path Design Component for operation: LDA(load)




Figure 11: Waveform of the 32-bit CPU Data Path Design Component for operation: LDB(load)




Figure 12 Waveform of the 32-bit CPU Data Path Design for operation: LUI(load-instr)






Figure 13: Waveform of the 32-bit CPU Data Path Design Component for operation: JMP






Figure 14: Waveform of the 32-bit CPU Data Path Design for operation: ANDI (and-intermediate)






Figure 15: Waveform of the CPU Data Path Design for operation: ADDI(Add-intermediate)




Figure 16: Waveform of the 32-bit CPU Data Path Design for operation: ORI(Or-intermediate)






Figure 17: Waveform of the 32-bit CPU Data Path Design for operation: ADD

13)




Figure 18: Waveform of the 32-bit CPU Data Path Design for operation: SUB






Figure 19: Waveform of the 32-bit CPU Data Path Design for operation: DECA(Decrement)






Figure 20: Waveform of the 32-bit CPU Data Path Design for operation: INCA(Increment)






Figure 21: Waveform of the 32-bit CPU Data Path Design for operation: ROL(Rotate Left)






Figure 22: Waveform of the 32-bit CPU Data Path Design for operation: ROR(Rotate Right)






Figure 23: Waveform of the 32-bit CPU Data Path Design for operation: CLRA (Clear A reg)






Figure 24: Waveform of the 32-bit CPU Data Path Design for operation: CLRB(Clear B reg)

Final END Questions:

```
301
            --1) a) INCA: The Increment Function is implemented by placing Reg A as the first ALU input, by loading and opening the MUX(IM_MUX1) And the other input for the ALU -- is a single value '1' (by setting IM_MUX2 to 2). Reg A and '1' are added in the ALU(OpCode = 010)
                     b)ADDI: The Adding with intermediate function is implemented by enabling the mux and loading reg A as one of the input. The other input would be the DATA_IN that is directly loaded to the IR reg, from there it makes it's way to the second input (where IM_MUX2 is set as 1). Reg A and the DATA_IN value in
303
304
                                    Reg IR are then added (OpCode = 010)
306
                     c)LDBI: The Loading B with intermediate function is implemented by first loading IR reg with the DATA IN value. Then the B mux and load for Reg B is enabled
                     c)LDB: The Loading B with intermediate function is implemented by first loading IR reg with the DATA IN value. Then the B_mux and load for Reg B is enabled allowing the DATA_IN from IR Reg to make its way there, and thus the DATA_IN value is loaded into reg B.

d)LDA: The Load memory with A function takes the first DATA_IN input and enables the A_MUX and loades reg A with it. Now this function uses the DATA_EN in from the cpu is the specified address to where the contents of reg A will be stored. The address(last 2 of the 8 hex) comes form the IR reg and the data memory unit is in writing mode (WEN=1 and EN=1), where the contents of reg A will be written in the address. Later reg A is cleared and data_in is no longer in use. Now the same address is accessed by loading it in the IR reg
308
310
311
312
                                  again, but this time it is in read mode(just EN=1), and the memory unit generates output(content of regA that was written previously).
313

    ∃ --2) The Maximum Reliable clock speed is determined by the delays that indicate the time required to execute the process. Most specifically the longest
    -- combinational delay from the time it takes to progress through the combinational logic gate circuit, that is the "Critcial Path Delay".
    -- The clock period, T_clk must be atleast as long as T_criticalpathdelay: Tclk >= T_criticalpathdelay

315
316
317
318
                -- The Reliable clock speed also includes the setup time, since data signals must be settled before the clock edge, and data must remain stable after the clock -- cycle ends (T setup):
319
                 -- Thus, the acceptable Maximum Reliable clock speed must include two factors, the critical path delay and setup time:
320
                 -- T clk = T criticalpathdelay + T setup
322
        B--3) The relaible limit for the data-path clock is(in frequency):
                    f reliable clk = 1 / (T_criticalpathdelay + T_setup)

f_reliable_clk = 1 / (20 \text{ ns} + 1 \text{ ns}) [The critical path delay is assumed to be the current clock cycle that is successful(20ns); the setup time is assumed to
324
                                                                                    be 1ns as per usual cirumstances]
326
327
                    f_reliable_clk = 1 / (20 ns + 1 ns) = 1 / (21 ns) = 47.6 MHz
```

Figure 5 - 2: END Questions for Data Path Design Component