

Lab 6: The Complete CPU(Overall Project):

Introduction:

The objective of this final lab(lab 6) is to complete the CPU that is implemented by integrating the datapath and control unit designed in Labs 4b and 5. These components are combined with a reset circuit to form a functional processor. The design follows the features and specifications outlined in all the previous labs as well as the CPU specification document.

The datapath performs core operations like arithmetic, memory access, and register updates, while the control unit handles instruction decoding and signal control. The reset circuit ensures the system initializes correctly. This final integration demonstrates a complete and working CPU capable of executing the defined instruction set.

The following additional components that are required for the Overall CPU(These codes are all provided within D2L folder):

From the Lab6 folder on D2L:


- 17.Cpu1.vhd
- 18.Cpu_test_sim.vhd
- 19.System_memory.mif
- 20.System_memory.qip
- 21.System_memory.vhd

On top of those, there is the CPU RESET Circuit(Part 1):


```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.std_logic_arith.ALL;
4  USE ieee.std_logic_unsigned.ALL;
5
6  ENTITY reset_circuit IS
7  PORT(
8      Reset : IN STD_LOGIC;
9      CLk : IN STD_LOGIC;
10     Enable_PD : OUT STD_LOGIC := '1';
11     Clr_PC : OUT STD_LOGIC
12 );
13 END reset_circuit;
14
15 ARCHITECTURE Behavior OF reset_circuit IS
16     TYPE clkNum IS (clk0, clk1, clk2, clk3);
17     SIGNAL present_clk: clkNum;
18 BEGIN
19     process(CLk)begin
20         if rising_edge(CLk) then
21             if Reset = '1' then
22                 Clr_PC <= '1';
23                 Enable_PD <= '0';
24                 present_clk <= clk0;
25             elsif present_clk <= clk0 then
26                 present_clk <= clk1;
27             elsif present_clk <= clk1 then
28                 present_clk <= clk2;
29             elsif present_clk <= clk2 then
30                 present_clk <= clk3;
31             elsif present_clk <= clk3 then
32                 Clr_PC <= '0';
33                 Enable_PD <= '1';
34             end if;
35         end if;
36     end process;
37 END Behavior;
```

Part 2: The Complete CPU System:

1)




2)




3)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	4000AAAA	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----




4)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	5000AAAA	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----




5)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	00000005	7900000B	00000000	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----




6)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	00000005	7100000B	00000000	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----




7)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	00000006	7D00000B	00000000	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----




8)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	00000005	10000003	70000000	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----




9)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	00000005	10000003	72000000	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----




10)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	0000AAAA	7E000000	70000000	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----




11)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	0000AAAA	73000000	70000000	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----




12)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	00000008	74000000	70000000	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----




13)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	00000008	7F000000	70000000	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----



14)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	0000AAAA	1000AAAA	600000F0	00000000	00000000	00000000	00000000	00000000	-----
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	-----



15)

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	0000AAAA	1000BBBB	800000F0	00000000	00000000	00000000	00000000	00000000
8	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
16	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
24	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
32	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
40	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
48	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
56	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000

