



	1	2	3	4	5	6									
A	<div><div>Project: PA0960</div><div>Current Revision: R0M0E0</div></div>						A								
B	<div>PA0960 Revision History:</div> <table><tr><th>Date</th><th>Revision</th><th>Reason for Change</th><th>Changes Implemented</th></tr><tr><td>12/30/2020</td><td>R0M0E0</td><td></td><td></td></tr></table>						Date	Revision	Reason for Change	Changes Implemented	12/30/2020	R0M0E0			B
Date	Revision	Reason for Change	Changes Implemented												
12/30/2020	R0M0E0														
C							C								
D							D								
	1	2	3	4	5	6									

Title PA0960			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234		Cannot open file C:\Users\Brian.Luxonis\Documents\PA0960.dwg
Size: Tableid	Number:D0000999	Revision:R0M0E0	80234		
Date: 26.06.2023	Time: 18:18:29	Sheet 1 of 3	United States		
Drawn by: Primoz Ambrozic					


Title PA0960			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234		Cannot open file C:\Users\BrianLuxonis\Documents\PA0960.dwg The client has not yet been paid
Size: Tabloid	Number: D0000999	Revision: R0M0E0			
Date: 26.06.2023	Time: 18:18:29	Sheet 1 of 3	United States		
Drawn by: Primoz Ambrozic					



CA1
0151660105




Only applicable if TORCH/TEMP-STROBE and HWEN-TX are connected together to avoid using a Vias:
To ensure that the LM3643/4/8 does not create a false TX or TORCH/TEMP event, the pin-enable bits for these functions must be disabled via I2C. Bit 7 and Bit 4 in register 0x01 must be set to logic 0 to disable the pin functionality.



If anode and cathode connections are long they should be on separate layers and one routed above/below the other. GND should be connected together at LM3644 GND pin point. Cathode copper plane must be big enough to dissipate heat from projector.

The resistive interface is equivalent to a simple resistance as shown on the symbol. Threshold set on 2.475V

Resistance	AI RT	10.8	13	21	KOhm
------------	-------	------	----	----	------



3.3 I2C Register Settings

To ensure that the LM3643/4/8 does not create a false TX or TORCH/TEMP event, the pin-enable bits for these functions must be disabled via I2C. Bit 7 and Bit 4 in register 0x01 must be set to logic 0 to disable the pin functionality.

9.6.1 Enable Register (0x01)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TX Pin Enable (0 = Disabled 1 = Enabled (Default))	Strobe Type (0 = Level Triggered (Default) 1 = Edge Triggered)	Strobe Enable (0 = Disabled (Default) 1 = Enabled)	TORCH/TEMP Pin Enable (0 = Disabled (Default) 1 = Enabled)	Mode Bits: M1, M0 (00 = Standby (Default) 01 = RS Drive 10 = Torch 11 = Flash)	LED2 Enable (0 = OFF (Default) 1 = ON)	LED1 Enable (0 = OFF (Default) 1 = ON)	

Figure 7. Enable Register Information



Title PA0960			Laxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States		Cannot open file C:\Users\BrianLaxonis\... ...
Size: Tabloid	Number: D0000999	Revision: ROM0ED			
Date: 26.06.2023	Time: 18:18:29	Sheet 2 of 3			
Drawn by: <i>Primos Ambrozic</i>					