

### Lab 3 – multi-cycle controller

Hassan El-Seoudy	3780
------------------	------

Merna Adel	4168
------------	------

Mahmoud Mohamed	2718
-----------------	------

Bavly George Micheal	3756
----------------------	------

Main decoder output table:


state	PCWrite	MemWrite	IRWrite	RegWrite	ALUSrcA	Branch	IoRD	MemToReg	RegDst	ALUSrcB[1:0]	PCSrc[1:0]	ALUOp	hexa
<b>Fetch</b>	1	0	1	0	0	0	0	0	0	01	00	00	5010
<b>Decode</b>	0	0	0	0	0	0	0	0	0	11	00	00	0030
<b>memAdr</b>	0	0	0	0	1	0	0	0	0	10	00	00	0420
<b>memRD</b>	0	0	0	1	0	0	0	1	0	00	00	00	0880
<b>memWB</b>	0	1	0	0	0	0	1	0	0	00	00	00	2100
<b>memWR</b>	0	0	0	0	1	0	0	0	0	00	00	00	0400
<b>RtypeEX</b>	0	0	0	0	0	0	0	1	1	00	00	10	00C2
<b>RtypeWB</b>	0	0	0	0	0	1	0	0	0	00	00	00	0840
<b>BeqEx</b>	0	0	0	0	1	0	0	0	0	00	01	01	0605
<b>AddiEx</b>	0	0	0	0	1	0	0	0	0	10	00	00	0420
<b>AddiWB</b>	0	0	0	1	0	0	0	0	0	00	00	00	0800
<b>JEx</b>	1	0	0	0	0	0	0	0	0	00	10	00	4008

Note:


The system Verilog code for controller, maindec and aludec modules as well as the test bench file can be found in this link:

<https://github.com/Hassan-Elseoudy/MIPS-MultiCycle>


### Simulation waveforms:




### Waveform for lw instruction




### Waveform for sw instruction




Waveform for R-type instruction




Waveform for beq instruction (branch taken)



*Waveform for beq instruction (branch not taken)*



*Waveform for j instruction*



*Waveform for addi instruction*