EXPERIMENT NO. 3 COMBINATIONAL CIRCUITS: STRUCTURAL MODELING USING VIVADO

SUBMITTED TO:

Dr. Ubaid Ullah Fayyaz

SUBMITTED BY:


HASSAN MUAVIA

2022-EE-162


UNIVERSITY OF ENGINEERING AND TECHNOLOGY, LAHORE

TRUTH TABLE:

а	b	С	a1	a2	a3	a4	a5	Х	У
0	0	0	1	0	1	0	1	1	0
0	0	1	0	0	1	0	1	0	0
0	1	0	1	1	0	1	0	0	0
0	1	1	0	1	0	1	0	1	0
1	0	0	1	1	0	1	0	0	0
1	0	1	0	1	0	1	0	1	0
1	1	0	1	1	0	1	1	0	1
1	1	1	0	1	0	1	1	1	1



TIME DELAY:



RESOURCES UTILIZATION:

1. Slice Logic

+	+	+	+	++
Site Type	Used	Fixed	Available	Util%
+	+	+	+	++
Slice LUTs*	1	0	63400	<0.01
LUT as Logic	1	0	63400	<0.01
LUT as Memory	0	0	19000	0.00
Slice Registers	0	0	126800	0.00
Register as Flip Flop	0	0	126800	0.00
Register as Latch	0	0	126800	0.00
F7 Muxes	0	0	31700	0.00
F8 Muxes	0	0	15850	0.00
+	+	+	+	++

^{*} Warning! The Final LUT count, after physical optimizations and full

4. IO and GT Specific

+		+-		+		+	+-	+
1	Site Type	Ī	Used	į	Fixed	Available	ĺ	Util%
1	Bonded IOB	ı	5	ī	0	210	ı	2.38
1	Bonded IPADs	I	0	1	0	1 2	Ī	0.00
1	PHY_CONTROL	I	0	1	0	l 6	ı	0.00
1	PHASER_REF	I	0	1	0	I 6	ı	0.00
1	OUT_FIFO	I	0	1	0	1 24	ı	0.00
1	IN_FIFO	I	0	1	0	1 24	ı	0.00
1	IDELAYCTRL	1	0	1	0	l 6	I	0.00
1	IBUFDS	I	0	1	0	202	I	0.00
1	PHASER_OUT/PHASER_OUT_PHY	1	0	1	0	1 24	ı	0.00
1	PHASER_IN/PHASER_IN_PHY	I	0	1	0	1 24	I	0.00
1	IDELAYE2/IDELAYE2_FINEDELAY	1	0	1	0	300	ı	0.00
1	ILOGIC	I	0	1	0	210	I	0.00
1	OLOGIC	1	0	I	0	1 210	I	0.00
-		_						

7. Primitives

Ref Name	1			Functional Category
IBUF	-+- 	3		
OBUF	1	2	Ī	IO
LUT3	-1	1	Ī	LUT
LUT2	1	1	I	LUT