

Table of Contents

3	TL Code	2
	Instantiated Modules in DSP48A1	2
	Design Code	4
	Testbench Code	6
	Do file	8
	QuestaSim Snippets	9
	→ Verify Reset Operation	9
	→ Verify DSP Path 1	9
	→ Verify DSP Path 2	10
	→ Verify DSP Path 3	10
	→ Verify DSP Path 4	11
	Constraint File	12
	Elaboration	15
	("Messages" tab & Schematic snippets)	15
	Synthesis	16
	("Messages" tab, Utilization report, timing report & Schematic snippets)	16
	Implementation	18
	("Messages" tab, Utilization report, timing report & device snippets)	18
	Questa Lint	20

RTL Code

Instantiated Modules in DSP48A1

```
module mux (A , clk , rst , CEA , out , SEL );
parameter WIDTH = 18;
parameter RSTTYPE = "SYNC";
input SEL ;
input [WIDTH - 1 : 0] A ;
input clk , rst , CEA ;
output [WIDTH - 1 : 0] out ;
reg [WIDTH - 1 : 0] A_reg;
generate
   if (RSTTYPE == "ASYNC") begin
        always @(posedge clk or posedge rst) begin
            if (rst) begin
               A_reg <= ∅ ;
           else if (CEA) begin
               A reg <= A;
           end
       end
       assign out = (SEL == 0)? A : A_reg;
   else if (RSTTYPE == "SYNC") begin
        always @(posedge clk ) begin
            if (rst) begin
               A_reg <= 0;
           else if (CEA) begin
               A_reg <= A ;
           end
       end
       assign out = (SEL == 0)? A : A_reg;
   end
endgenerate
endmodule
```

```
module multiply (A , B , out);
parameter WIDTH_1 = 18 ;
parameter WIDTH_2 = 18 ;
input [WIDTH_1 - 1 : 0] A ;
input [WIDTH_2 - 1 : 0] B ;
output [WIDTH_1 + WIDTH_2 - 1 : 0] out ;

assign out = A * B ;
endmodule
```

```
module ADD_SUBTRACT (D , B , operation , out , cout , cin);
parameter SEL = "Pre" ;
parameter WIDTH_1 = 18 ;
parameter WIDTH_2 = 18 ;
input [WIDTH_1 - 1 : 0] D ;
input [WIDTH_2 - 1 : 0] B ;
input cin , operation ;
output reg cout;
output reg [WIDTH_1- 1 : 0] out ;
always @(*) begin
    if(SEL == "Pre") begin
        if(operation)begin
            out = D - B;
        end
        else begin
            out = D + B;
        end
    end
    else if (SEL == "Post") begin
        if(operation)begin
           out = D - (B + cin);
            cout = 0;
        end
        else begin
            \{cout, out\} = D + B + cin;
        end
    end
end
endmodule
```

Design Code

```
module DSP48A1 (A , B , D , BCIN , C , CARRYIN , clk , PCIN , OPMODE , CEA , CEB , CEC , CECARRYIN , CED , CEM , CEOPMODE , CEP , RSTA , RSTB , RSTC , RSTCARRYIN , RSTD , RSTM , RSTOPMODE , RSTP , M , BCOUT , P , PCOUT , CARRYOUT , CARRYOUT );
input [17:0] A , B , D ;
input [17:0] BCIN ;
input [47:0] C ;
input CARRYIN , clk ;
input [47:0] PCIN ; // Cascade input for Port P
input [7:0] OPMODE ;
 input CEA; // Clock enable for the A port registers: (AOREG & AIREG)
input CEB; // Clock enable for the B port registers: (BOREG & BIREG)
input CEC; // Clock enable for the C port registers (CREG)
input CECRARYIN; // Clock enable for the carry-in register (CYI) and the carry-out register
input CED; // Clock enable for the D port register (DREG)
input CED; // Clock enable for the multiplier register (MREG)
input CEM; // Clock enable for the momode register (OPMODEREG)
input CEP; // Clock enable for the P output port registers (PREG = 1)
 input RSTA; // Reset for the A registers: (ABREG & AIREG)
input RSTB; // Reset for the B registers: (BOREG & BIREG)
input RSTC; // Reset for the C registers (CREG)
input RSTCARRYIN; // Reset for the carry-in register (CYI) and the carry-out register (CYO)
input RSTD; // Reset for the D register (DREG)
input RSTM; // Reset for the multiplier register (MREG)
input RSTDMODOE; // Reset for the opmode register (OPMODEREG)
input RSTP; // Reset for the P output registers (PREG = 1)
output [35:0] M;
output [17:0] BCOUT; //Cascade output for Port B
output [47:0] P;
output [47:0] PCOUT; // Cascade output for Port P
output CARRYOUT, CARRYOUT;
 wire [7:0] OPMODE_reg;
// module mux (A , clk , rst , CEA , out , SEL );
mux #(8 , RSTTYPE) OPMODE_part (OPMODE , clk , RSTOPMODE , CEOPMODE , OPMODE_reg , OPMODEREG );
 wire [17:0] A0_reg;
wire [17:0] D_reg;
wire [47:0] C_reg;
reg [17:0] B0_before_reg;
wire [17:0] B0_reg;
 // module mux (A , clk , rst , CEA , out , SEL );

mux #(18 , RSTTYPE) A part_1 (A , clk , RSTA , CEA , A0_reg , A0REG );

mux #(18 , RSTTYPE) D_part (D , clk , RSTD , CED , D_reg , DREG );

mux #(18 , RSTTYPE) C_part (C , clk , RSTC , CEC , C_reg , CREG );

mux #(18 , RSTTYPE) B_part_1 (B0_before_reg , clk , RSTB , CEB , B0_re
                                                                                                                                                                                B0_reg , B0REG );
  always @(B , BCIN) begin
if (B_INPUT == "DIRECT") begin
                       B0_before_reg = B ;
          end
else if (B_INPUT == "CASCADE") begin
B0_before_reg = BCIN;
           else begin
B0_before_reg = 0;
 wire [17:0] Pre_out;
// module ADD_SUBTRACT (D , B , operation , out , cout , cin);
assign Pre_out = (OPMODE_reg[6] == 1)? (D_reg-B0_reg) : (D_reg+B0_reg);
wire [17:0] B1_before_reg ;
assign B1_before_reg = (OPMODE_reg[4] == 0 )? B : Pre_out ;
```

```
uire [17:0] Al_reg;
site [27:0] Bl_reg;
site [27:0] Right [27:0] Al_before_reg; clk, RST0, CEB, Bl_reg, BlREG);
sasign BCOUT = Bl_reg;
site [35:0] M.before;
site [37:0] M.before;
site [37
```

Testbench Code

```
module DSP48A1_tb ( );
parameter AGREG = 0; // If equal (0) --> No register, else --> Registered
parameter AIREG = 1; // If equal (0) --> No register, else --> Registered
parameter BGREG = 0; // If equal (0) --> No register, else --> Registered
parameter BIREG = 1; // If equal (0) --> No register, else --> Registered
parameter CREG = 1; // If equal (0) --> No register, else --> Registered
parameter DREG = 1; // If equal (0) --> No register, else --> Registered
parameter MREG = 1; // If equal (0) --> No register, else --> Registered
parameter PREG = 1; // If equal (0) --> No register, else --> Registered
parameter CARRYINEG = 1; // If equal (0) --> No register, else --> Registered
parameter CARRYINEG = 1; // If equal (0) --> No register, else --> Registered
parameter OPMODEREG = 1; // If equal (0) --> No register, else --> Registered
parameter CARRYINESL = "OPMODES"; // Select between (CARRYIN or OPMODES)
parameter B_INPUT = "DIRECT"; // Select between (DIRECT or CASCADE)
parameter RSTTYPE = "SYNC"; // Select between (SYNC or A SYNC)
 reg [17:0] A , B , D ;
reg [17:0] BCIN ;
reg [47:0] C;
reg CARRYIN , clk ;
reg [47:0] PCIN ; // Cascade input for Port P
reg [7:0] OPMODE ;
 reg CEA; // Clock enable for the A port registers: (AOREG & AIREG)
reg CEB; // Clock enable for the B port registers: (BOREG & BIREG)
reg CEC; // Clock enable for the C port registers (CREG)
reg CECARYYN; // Clock enable for the carry-in register (CYI) and the carry-out register (CYO)
reg CED; // Clock enable for the D port register (DREG)
reg CEM; // Clock enable for the multiplier register (MREG)
reg CEMPMODE; // Clock enable for the Opmode register (OPMODEREG)
reg CEP; // Clock enable for the P output port registers (PREG = 1)
  reg RSTA; // Reset for the A registers: (A0REG & A1REG)
 reg RSTA; // Reset for the A registers: (AOREG & AIREG)
reg RSTB; // Reset for the B registers: (BOREG & BIREG)
reg RSTC; // Reset for the C registers (CREG)
reg RSTCARRYIN; // Reset for the C register (CREG)
reg RSTD; // Reset for the D register (DREG)
reg RSTM; // Reset for the multiplier register (MREG)
reg RSTM; // Reset for the pompde register (OPMODEREG)
reg RSTP; // Reset for the P output registers (PREG = 1)
wire [35:0] M_tb;
wire [17:0] BCOUT_tb; //Cascade output for Port B
wire [47:0] P_tb;
wire [47:0] P_CUT_tb; // Cascade output for Port P
CARRYOUTF_tb;
 // module DSP48A1 (A , B , D , BCIN , C , CARRYIN , clk , PCIN , OPMODE , CEA , CEB , CEC , CECARRYIN , CED , CEM , CEOPMODE , CEP , RSTA , RSTB , RSTC , RST
 DSP48A1 testbench (A, B, D, BCIN, C, CARRYIN, clk, PCIN, OPMODE, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP, RSTA, RSTB, RSTC, RST
 initial begin clk = 0;
             #1 clk = \sim clk;
 initial begin
// 2.1. Verify Reset Operation
RSTA = 1;
             RSTB = 1;
RSTC = 1;
RSTCARRYIN = 1;
             RSTD = 1;
RSTM = 1;
RSTOPMODE = 1;
             RSTP = 1;
                   A = $random ;
B = $random ;
                          D = $random
                         BCIN = $random;
C = $random;
CARRYIN = $random;
                         @(negedge clk )
if(M_tb !== 0 || BCOUT_tb !== 0 || P_tb !== 0 || PCOUT_tb !== 0 || CARRYOUT_tb !== 0 || CARRYOUTF_tb !== 0 ) begin
$display ("Error - Output is incorrect");
$stop;
```

```
RSTA = 0;

RSTB = 0;

RSTC = 0;

RSTCARRYIN = 0;

RSTD = 0;

RSTM = 0;

RSTOPMODE = 0;
                                   CED = 1;
CEM = 1;
CEOPMODE = 1;
CEP = 1;
            // 2.2. Verify DSP Path 1
    OPMODE = 8'b1101_1101;
    A = 20;
    B = 10;
    C = 350;
    D = 25;
    BCIN = $random;
    CARRYIN = $random;
    PCIN = $random;
                                 @(negedge clk)
@(negedge clk)
@(negedge clk)
@(negedge clk)
if(BCOUT_tb !== 'hf || M_tb !== 'h12c || P_tb !== PCOUT_tb || PCOUT_tb !== 'h32 || CARRYOUT_tb !== 0 || CARRYOUTF_tb !== 0)begin
$display ("Error - Output is incorrect");
$stop;
// 2.3. Verify DSP Path 2

OPMODE = 8'be0010000;

BCIN = $random;

CARRYIN = $random;

PCIN = $random;
                  @(negedge c1k)
@(negedge c1k)
@(negedge c1k)
if(BCOUT_tb !== 'h23 || M_tb !== 'h2bc || P_tb !== PCOUT_tb || PCOUT_tb !== 0 || CARRYOUT_tb !== 0 || CARRYOUT_tb !== 0)begin
$display ("Error - Output is incorrect");
$display ("Error - Output is incorrect");
// 2.4. Verify DSP Path 3

OPMODE = 8'500001010;

BCIN = $random;

CARRYIN = $random;

PCIN = $random;
                  @(negedge c1k)
@(negedge c1k)
@(negedge c1k)
@(negedge c1k)
# CARRYOUT_tb !== CARRYOUTF_tb)
# CARRYOUT_tb !== CARRYOUTF_tb)
# CARRYOUT_tb !== CARRYOUTF_tb)
# CARRYOUTF_T
                  @(negedge clk)
@(negedge clk)
@(negedge clk)
@(negedge clk)
@(negedge clk)
@(negedge clk)
if(BCOUT_tb !== 'hfe || M_tb !== 'hfe || P_tb !== PCOUT_tb || PCOUT_tb !== 'hfe6fffec@bb1 || CARRYOUT_tb !== CARRYOUTF_tb || CARRYOUTF_tb !== @)begin


$display ("Error - Output is incorrect");
$display ("BCOUT_tb = %@h , M_tb = %@h , P_tb = %@h , PCOUT_tb = %@h , CARRYOUTF_tb = %@h" , BCOUT_tb , M_tb , P_tb , PCOUT_tb , CARRYOUTF_tb );
                  $stop;
end
$stop;
end
endmodule
```

Do file


```
vlib work
vlog DSP48A1.v tb.v
vsim -voptargs=+acc work.DSP48A1_tb
add wave *
run -all
#quit -sim
```

QuestaSim Snippets


→ Verify Reset Operation




→ Verify DSP Path 1




→ Verify DSP Path 2



→ Verify DSP Path 3



→ Verify DSP Path 4



Constraint File

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
  ## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
create_lock -period 10.000 -name sys_clk_pin -waveform (0.000 5.000) -add [get_ports clk]
IGSTANDARD LYCMOS33 ] [get_ports [sw[4]]]
IOSTANDARD LYCMOS33 ] [get_ports [sw[6]]]
 ## LEDS

#set_property -dict { PACKAGE_PIN_U16
#set_property -dict { PACKAGE_PIN_U16
#set_property -dict { PACKAGE_PIN_U16
#set_property -dict { PACKAGE_PIN_U19
#set_property -dict { PACKAGE_PIN_U19
#set_property -dict { PACKAGE_PIN_U19
#set_property -dict { PACKAGE_PIN_U16
#set_property -dict { P
     ##7 Segment Display
    #set_property -dict { PACKAGE_PIN W7
#set_property -dict { PACKAGE_PIN W6
#set_property -dict { PACKAGE_PIN W8
                                                                                                                                                                           IOSTANDARD LVCMOS33 } [get_ports {seg[0]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[1]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[2]}]
    IOSTANDARD LVCMOS33 } [get_ports {an[0]}]
IOSTANDARD LVCMOS33 } [get_ports {an[1]}]
IOSTANDARD LVCMOS33 } [get_ports {an[2]}]
IOSTANDARD LVCMOS33 } [get_ports {an[3]}]
    #set_property -dict { PACKAGE_PIN U2
    #set_property -dict { PACKAGE_PIN U4
#set_property -dict { PACKAGE_PIN V4
#set_property -dict { PACKAGE_PIN W4
                                                                                                                                                                             IOSTANDARD LVCMOS33 } [get_ports rst]
IOSTANDARD LVCMOS33 } [get_ports btnU]
IOSTANDARD LVCMOS33 } [get_ports btnL]
IOSTANDARD LVCMOS33 } [get_ports btnR]
IOSTANDARD LVCMOS33 } [get_ports btnD]
    #set_property -dict { PACKAGE_PIN U18
#set_property -dict { PACKAGE_PIN T18
#set_property -dict { PACKAGE_PIN W19
#set_property -dict { PACKAGE_PIN T17
     #set_property -dict { PACKAGE_PIN U17
      ##Pmod Header JA
                                                                                                                                                                            IOSTANDARD LVCMOS33 } [get_ports {JA[0]}];#Sch name = JA1
IOSTANDARD LVCMOS33 } [get_ports {JA[1]}];#Sch name = JA2
IOSTANDARD LVCMOS33 } [get_ports {JA[1]}];#Sch name = JA3
IOSTANDARD LVCMOS33 } [get_ports {JA[3]}];#Sch name = JA3
IOSTANDARD LVCMOS33 } [get_ports {JA[4]}];#Sch name = JA7
IOSTANDARD LVCMOS33 } [get_ports {JA[4]}];#Sch name = JA8
IOSTANDARD LVCMOS33 } [get_ports {JA[5]}];#Sch name = JA8
IOSTANDARD LVCMOS33 } [get_ports {JA[5]}];#Sch name = JA8
    #set_property -dict { PACKAGE_PIN J1
#set_property -dict { PACKAGE_PIN L2
#set_property -dict { PACKAGE_PIN J2
      #set_property -dict
#set_property -dict
#set_property -dict
                                                                                                 PACKAGE_PIN G2
PACKAGE_PIN H1
PACKAGE_PIN K2
PACKAGE_PIN H2
                                                                                                                                                                             IOSTANDARD LVCMOS33 } [get_ports {JA[6]}];#Sch name = JA9 IOSTANDARD LVCMOS33 } [get_ports {JA[7]}];#Sch name = JA10
      #set property -dict
     #set_property -dict { PACKAGE_PIN G3
    #set_property -dict { PACKAGE_PIN A14
#set_property -dict { PACKAGE_PIN A16
#set_property -dict { PACKAGE_PIN B16
#set_property -dict { PACKAGE_PIN B16
                                                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {JB[0]}];#Sch name = JB1 IOSTANDARD LVCMOS33 } [get_ports {JB[1]}];#Sch name = JB2 IOSTANDARD LVCMOS33 } [get_ports {JB[2]}];#Sch name = JB3 IOSTANDARD LVCMOS33 } [get_ports {JB[3]}];#Sch name = JB4
     #set_property -dict
#set_property -dict
#set_property -dict
#set_property -dict
                                                                                                  PACKAGE_PIN A15
PACKAGE_PIN A17
PACKAGE_PIN C15
                                                                                                                                                                               IOSTANDARD LVCMOS33 | [get_ports {3B[4]}];#Sch name = JB8
IOSTANDARD LVCMOS33 } [get_ports {3B[5]}];#Sch name = JB8
IOSTANDARD LVCMOS33 } [get_ports {3B[6]}];#Sch name = JB9
IOSTANDARD LVCMOS33 } [get_ports {3B[7]}];#Sch name = JB10
      #set property -dict { PACKAGE PIN C16
```

```
##Pmod Header JC

#set_property -dict { PACKAGE_PIN K17

#set_property -dict { PACKAGE_PIN M18

#set_property -dict { PACKAGE_PIN M18

#set_property -dict { PACKAGE_PIN P18

#set_property -dict { PACKAGE_PIN P18

#set_property -dict { PACKAGE_PIN M19

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      IOSTANDARD LVCMOS33 ] [get_ports {JC[0]}];#Sch name = JC1 IOSTANDARD LVCMOS33 } [get_ports {JC[1]}];#Sch name = JC2 IOSTANDARD LVCMOS33 } [get_ports {JC[2]}];#Sch name = JC3 IOSTANDARD LVCMOS33 } [get_ports {JC[3]}];#Sch name = JC4 IOSTANDARD LVCMOS33 } [get_ports {JC[4]}];#Sch name = JC4 IOSTANDARD LVCMOS33 } [get_ports {JC[4]}];#Sch name = JC4 IOSTANDARD LVCMOS33 } [get_ports {JC[5]}];#Sch name = JC8 IOSTANDARD LVCMOS33 } [get_ports {JC[5]}]
                                                                                                                                                                                                                                                                           PACKAGE PTN P17
                   ##Pmod Header JXADC

#set_property -dict { PACKAGE_PIN J3
#set_property -dict { PACKAGE_PIN L3
#set_property -dict { PACKAGE_PIN M2
#set_property -dict { PACKAGE_PIN M2
#set_property -dict { PACKAGE_PIN M2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         IOSTANDARD LVCMOS33 } [get_ports {JXADC[9]}];#Sch name = XA1_P IOSTANDARD LVCMOS33 } [get_ports {JXADC[1]}];#Sch name = XA2_P IOSTANDARD LVCMOS33 } [get_ports {JXADC[2]}];#Sch name = XA3_P IOSTANDARD LVCMOS33 } [get_ports {JXADC[2]}];#Sch name = XA1_P IOSTANDARD LVCMOS33 } [get_ports {JXADC[4]}];#Sch name = XA1_N IOSTANDARD LVCMOS33 } [get_ports {JXADC[4]}];#Sch name = XA2_N IOSTANDARD LVCMOS33 } [get_ports {JXADC[6]}];#Sch name = XA2_N IOSTANDARD LVCMOS33 } [get_ports {JXADC[7]}];#Sch name = XA4_N IOSTANDARD LVCMOS33 } [get_por
                      #set_property -dict
#set_property -dict
#set_property -dict
                                                                                                                                                                                   -dict { PACKAGE_PIN K3
-dict { PACKAGE_PIN M3
-dict { PACKAGE_PIN M1
-dict { PACKAGE_PIN N1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               IOSTANDARD LVCMOS33 } [get_ports {vgaRed[0]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaRed[1]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaRed[2]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaRed[2]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[0]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[0]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[1]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[1]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[0]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[0]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[1]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[2]}]
IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[3]}]
IOSTANDARD LVCMOS33 } [get_ports {vyaGreen[3]}]
             ##VGA Connector
#set_property -dict { PACKAGE_PIN G19
#set_property -dict { PACKAGE_PIN H19
#set_property -dict { PACKAGE_PIN H19
#set_property -dict { PACKAGE_PIN N19
#set_property -dict { PACKAGE_PIN N19
#set_property -dict { PACKAGE_PIN N18
#set_property -dict { PACKAGE_PIN N17
#set_property -d
                   #set_property -dict { PACKAGE_PIN H17
#set_property -dict { PACKAGE_PIN G17
#set_property -dict { PACKAGE_PIN D17
#set_property -dict { PACKAGE_PIN P19
                   ##Note that CCLK_0 cannot be placed in 7 series devices. You can access it using the
## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]
             ## SPI configuration mode options for QSPI boot, can be used for all designs set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design] set_property BITSTREAM.COMPTG.COMPTG.GATE 33 [current_design] set_property COMFIG_MODE SPIX4 [current_design]
set_property ORTEGINE (CONTEQUES 25) (current_design)

create_debug_core u_1 is_1 11

set_property CALL PRODE_SME_N_UTINE [get_debug_cores_u_1 is_0]


set_property ProdE_ME_N_UTINE [get_debug_cores_u_1 is_0]

se
```

```
Connect_Adoug_ment n_11a_NprobeD [par_ments | lines (C_1000|s)) (C_1001|1)) (C_1001|1) (C_1001|1)) (C_1001|1)) (C_1001|1) (C_1001|1)) (C_1001|1)) (C_1001|1)) (C_1001|1)) (C_1001|1)) (C_1001|1)) (C_1001|1)) (C_1
```


Elaboration


("Messages" tab & Schematic snippets)



Synthesis

("Messages" tab, Utilization report, timing report & Schematic snippets)






Implementation

("Messages" tab, Utilization report, timing report & device snippets)





Questa Lint

