Digital Verification

SPI_RAM_FIFO Verification

By: Hassan Khaled Ahmed Ashraf Alaa Saleh Eslam Hekal

RAM

Test Plan

Function	How To Test
reset	constraint on input
reset impact	assertions
Write ADD	constraint on input & cover point
Read ADD	constraint on input & cover point
Write DATA	constraint on input & cover point
Read DATA	constraint on input & cover point

• Constraint Randomized Inputs

Reset	
rx_valid	
Din[9:8]	
Din[7:0]	

Code Coverage

• Functional Coverage

	cover_add_in_range s ram dut/ram sva instance/cover		og S	VA rams_tb.sv(8	6)	ose Covered
, opi_tum_ob, i			SVA	RAM3 AS.sv(38)	394	Covered
/eni ram th/s	ram dut/ram sva instance/cover		0121	10210 101 (00)	000	0011110
, opi_tum_ob/			SVA	RAM3 AS. sv (30)	448	Covered
/spi ram tb/s	ram dut/ram sva instance/cover					
				RAM3 AS.sv(22)	0	ZERO
/spi ram tb/s	ram dut/ram sva instance/cover					
			SVA	RAM3 AS.sv(14)	0	ZERO
/spi ram tb/s	ram dut/ram sva instance/rst o			_		
	r	am sva Verilog	SVA	RAM3 AS. sv (47)	16	Covered
ASSERTION RES	SULTS:					
Name	File(Line)	Failure		Pass		
		Count		Count		
/spi_ram_tb/a	assertadd_in_range					
	ram3_tb.sv(85)	0		1		
/spi_ram_tb/	anonblk#109154386#42#4#/#ublk	#109154386#42/ii	mmed_	_44		
	ram3_tb.sv(44)	0		1		
/spi_ram_tb/:	ram_dut/ram_sva_instance/asser					
	RAM3 AS.sv(37)	0		1		
/spi_ram_tb/	ram_dut/ram_sva_instance/asser	t_write_op				
-	RAM3_AS.sv(29)	- 0		1		
-	RAM3_AS.sv(29) ram_dut/ram_sva_instance/asser	- 0	on	1		
/spi_ram_tb/:	RAM3_AS.sv(29) ram_dut/ram_sva_instance/asser RAM3_AS.sv(21)	t_tx_deasserti		0		
/spi_ram_tb/:	RAM3_AS.sv(29) ram_dut/ram_sva_instance/asser RAM3_AS.sv(21) ram_dut/ram_sva_instance/asser	t_tx_deasserti				
/spi_ram_tb/:	RAM3_AS.sv(29) ram_dut/ram_sva_instance/asser RAM3_AS.sv(21) ram_dut/ram_sva_instance/asser RAM3_AS.sv(13)	t_tx_deassertic t_tx_assertion 534		1 0 0		
/spi_ram_tb/:	RAM3_AS.sv(29) ram_dut/ram_sva_instance/asser RAM3_AS.sv(21) ram_dut/ram_sva_instance/asser RAM3_AS.sv(13) ram_dut/ram_sva_instance/rst_o	t_tx_deassertin 1 t_tx_assertion 534		0		
/spi_ram_tb/:	RAM3_AS.sv(29) ram_dut/ram_sva_instance/asser RAM3_AS.sv(21) ram_dut/ram_sva_instance/asser RAM3_AS.sv(13)	t_tx_deassertic t_tx_assertion 534				
/spi_ram_tb/: /spi_ram_tb/: /spi_ram_tb/:	RAM3_AS.sv(29) ram_dut/ram_sva_instance/asser RAM3_AS.sv(21) ram_dut/ram_sva_instance/asser RAM3_AS.sv(13) ram_dut/ram_sva_instance/rst_o	t_tx_deasserti 1 t_tx_assertion 534 ut		0		

overgroup Coverage: Covergroups	1		na	90 492		
Coverpoints/Crosses	6	na	na	na na		
Covergroup Bins	778	741	37	95.24%		
overgroup			Metric	Goal	Bins	Status
<pre>TYPE /ram3_tb_sv_unit/C_RAM3/r covered/total bins:</pre>	_cg			100 778		Uncovere
missing/total bins:				778		
# Hit:				100		
Coverpoint di_9_8				100		Covered
covered/total bins:			4	4	_	
missing/total bins:			0	4	-	
% Hit:			100.00%	100	-	
Coverpoint di_7_0			100.00%	100	-	Covered
covered/total bins:			256	256	-	
missing/total bins:			0	256	-	
% Hit:			100.00%	100	-	
Coverpoint rx			100.00%	100	-	Covered
covered/total bins:			2		-	
missing/total bins:			0		-	
% Hit:				100	-	
Coverpoint tx			50.00%		-	Uncover
covered/total bins:			1		-	
missing/total bins:			1	2	-	
% Hit:			50.00%		-	
Coverpoint dot				100	-	Covered
covered/total bins:			2	2	_	

• Sequential Domain Coverage


COVERGROUP COVERAGE:				
Covergroup	Metric	Goal	Bins	Status
TYPE /ram3_tb_sv_unit/C_RAM3/r_cg	88.63%	100	-	Uncovered
covered/total bins:	684	778	-	
missing/total bins:	94	778	-	
% Hit:	87.91%	100	_	
Coverpoint di_9_8	100.00%	100	-	Covered
covered/total bins:	4	4	_	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	_	
Coverpoint di_7_0	100.00%	100	-	Covered
covered/total bins:	256	256	-	
missing/total bins:	0	256	-	
% Hit:	100.00%	100	-	
Coverpoint rx	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%		-	
Coverpoint tx	50.00%	100	-	Uncovered
covered/total bins:	1	2	-	
missing/total bins:	1	2	-	
% Hit:	50.00%	100	-	
Coverpoint dot	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	n	2	_	

• Bug Report

Bug	Design_input_bug	Expected_behaviour	Observed_behaviour
Tx_valid remains high during all the operation.	When Tx_valid asserted still high.	Must fall after read operation is done.	Tx_valid remains high all simulation
Write Operation within resetting	• Rst_n = 0	No operations done while resetting	Data is written into ram
• read_address doesn't reseted.	• Rst_n = 0	• Must fall when reset is asserted.	Read address keeps its value
• write_address doesn't reseted.	• Rst_n = 0	Must fall when reset is asserted.	Write address keeps its value

Waveform








Figure 1. writing data during Resetting

Assertions

Feature	Assertion
When read data expecting tx_valid to be high	@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'b11) => ##[1:2]
When tx_valid is high it still stable until read finish	\$rose(tx_valid); @(posedge clk) disable iff(!rst_n) \$rose(tx_valid) => ((!tx_valid) throughout din[9:8] != 2'b11);
When even write add operates expect the next operation to be write data	@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'boo) -> ##1 (din[9:8] == 2'bo1);
When even read add operates expect the next operation to be read data	@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'b10) -> ##1 (din[9:8] == 2'b11);
When ever reset is asserted expect out to be zero	@(posedge clk) \$fell(rst_n) -> (dout == 0);

SPI Wrapper

• Test Plan

Function	How To Test
Write ADD	Constrains on input && cover point
Read ADD	Constrains on input && cover point
Write DATA	Constrains on input && cover point
Read DATA	Constrains on input && cover point
Write OPERATION	Constrains on input
Read OPERATION	Constrains on input
DATA & ADD to be written	Constrains on input && cover point
Write in all ADD	Cross coverage
Write all DATA	Cross coverage
Read from all ADD	Cross coverage
Reset toggle	Constrains on input && cover point
Slave Select toggle	Cover point
Reset impact	Assertion
Slave Select impact	Assertion
MISO behaviour	Assertion
Test sequence	Declare dynamic array "data_to_write" to store constrained randomized operations to make sure every read add follow by read data and every write add followed by write data Then looping on the array at every iteration we update a declared associative array to be a reference to compare output with . After updating the associative array we assign ss_n to 0 then iterate to send the operation on MOSI. And at every iteration of dynamic array we check and save add if write or read add and if it read data we assign expected out for wanted add . Then iterate on it and compare with MISO signal

Constraint Randomized Inputs

Reset	
MOSI	

Code Coverage

```
1965 ALL PRIOR COUNT
# Branch totals: 2 hits of 2 branches = 100.00%
           -----IF Branch-----
                                2000 Count coming in to IF
329 if(data_to_write[i][10:8] == 3'bll0)begin
   64
                                  1671 All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
          -----IF Branch-----
                                 2000 Count coming in to IF
                                  329
                                        if(data_to_write[i][10:8] == 3'b111)
                                  1671 All False Count
# Branch totals: 2 hits of 2 branches = 100.00%
# Condition Coverage:
  Enabled Coverage
                       Bins Covered Misses Coverage
   Conditions
                                          0 100.00%
```

```
# DIRECTIVE COVERAGE:
                                 Design Design Lang File(Line) Hits Status
# Name
                                 Unit UnitType
# /spi_wrapper_tb/spi_wr_dut/sw_sva_dut/cover__ssn_prop
                                  spi_wrapper_sva Verilog SVA spi_wrapper_AS.sv(21)
                                                                329 Covered
# /spi_wrapper_tb/spi_wr_dut/sw_sva_dut/cover__rst_prop
                                  spi_wrapper_sva Verilog SVA spi_wrapper_AS.sv(12)
# Toggle Coverage:
                    Bins Hits Misses Coverage
   Enabled Coverage
                             10 9
    -----
                            ----
                                             1 90.00%
   Toggles
    -----Toggle Details------
# Toggle Coverage for instance /spi_wrapper_tb/spi_wr_dut/sw_sva_dut --
```

• Functional Coverage

3	na	na			
3			100.00%		
224		na	na		
774	774	0	100.00%		
		Metri	ic Goal	Bins	Status
		100.00			
SW_C/cg				_	Covere
		1,0		-	
				_	
				-	Communication
				_	Covere
				-	
		100.00		_	
				_	Covere
					Covere
				_	COVELE
				_	
				_	
				_	Covere
				_	Covere
				_	Covere
				_	Covere
		10	7 1	-	Covere
		10	1	-	Covere
		10	9 1	_	Covere
		11	18 1	-	Covere
	SW_C/cg	SW_C/cg	100.00 100.00 100.00 100.00 100.00 100.00 100.00 25 100.00 11 12 12	SW_C/cg 100.00% 100 774 774 0 774 774 100.00% 100 100.00% 100 4 4 0 4 100.00% 100 9587 1 9586 1 4732 1 4732 1 100.00% 100 256 256 0 256 100.00% 100 132 1 127 1 120 1 119 1 107 1	SW_C/cg

• Sequential Domain Coverage

lame		Design Design Unit UnitType		File (Lin	e) Hits	Status
/spi_wrapper_th	o/spi_wr_dut/sw_sva_dut/cov	er_ssn_prop				
	1	spi_wrapper_sva	Verilo	og SVA		Covered
/spi_wrapper_th	o/spi_wr_dut/sw_sva_dut/cov					
		spi_wrapper_sva	Verilo	og SVA		_AS.sv(12) Covered
TOTAL DIRECTIVE	COVERAGE: 100.00% COVERS	: 2				
ASSERTION RESUL	ITS:					
		Failur		Dane.		
ASSERTION RESUL Name	TS: File(Line)	Failur		Pass		
		Failur Count				
Name	File (Line)	Count		Count		
Name		Count ublk#26913154#4		Count		
Name /spi_wrapper_tk	File(Line)	Count ublk#26913154#4		Count		
Name /spi_wrapper_tk	File(Line) >/#anonblk#26913154#44#4#/# spi_wrapper_tb.sv(46	Count ublk#26913154#4) ert_ssn_prop	4/immed	Count		
Name /spi_wrapper_tk /spi_wrapper_tk	File(Line) //#anonblk#26913154#44#4#/# spi_wrapper_tb.sv(46 //spi_wr_dut/sw_sva_dut/ass	Count ublk#26913154#4) ert_ssn_prop) 32	4/immed	Count i_46		
Name /spi_wrapper_tk /spi_wrapper_tk	File(Line) //#anonblk#26913154#44#4#/# spi_wrapper_tb.sv(46 //spi_wr_dut/sw_sva_dut/ass spi_wrapper_AS.sv(20	Count ublk#26913154#4) ertssn_prop) 32 ertrst_prop	4/immed	Count i_46		
Name /spi_wrapper_tk /spi_wrapper_tk /spi_wrapper_tk	File(Line) //#anonblk#26913154#44#4#/# spi_wrapper_tb.sv(46 //spi_wr_dut/sw_sva_dut/ass spi_wrapper_AS.sv(20 //spi_wr_dut/sw_sva_dut/ass	Count ublk#26913154#4) ertssn_prop) 32 ertrst_prop) 134	4/immed	Count i_46 1		


Bug Report


Rug	Design input hug	Expected behaviour	Observed_behaviour
• Output from MISO during read operation from memory is reversed.	 MOSI with sequence 1->1->1 to read data. 	Expected_behaviour Expected serial output starting From MSB.	Serial Output in reversed way starting from LSB.
Output from MISO has delay of two Read operation in case of multiple consecutive operations.	MOSI with various consecutive sequence of different operations either write or read operations.	Expected serial output starting From MSB.	Data out from MISO after read data command within 8 clk cycles after tx_valid flag.
Output from MISO doesn't reseted.	• rst_n fell to zero.	MISO reseted to zero.	MISO keeps its value even when reset happens.
MISO doesn't rested in IDLE state after end of operation.	• SS_n rose to one.	MISO reseted to zero.	MISO keeps its value even when state is IDLE.

• Direct Stimulus

SS_n -> is directed in order to be asserted with the end of each operation and With different clock cycle delays according to type of operation.

. Waveform









Assertions

Feature	Assertion	Sequence
when reset is asserted SS_n	@(posedge clk) (\$fell(rst_n)	
rise, MISO =0.	\$rose(SS_n)) -> !MISO;	
when SS_n fall MOSI is	@(posedge clk) seq_read_data =>	// sequence ::
high three times, SS_n	!SS_n[*15] ##1 \$rose(SS_n);	\$fell(SS_n)##1
remains low for 15 clk		MOSI [*3];
cycles then rise.		
when SS_n fall MOSI is	@ (posedge clk) seq_read_data =>	// sequence ::
high three times ,after 7 clk	##7 (MISO==MISO_ex)[*8]	\$fell(SS_n)##1
cycles MISO must remains		MOSI [*3];
as expected for 8 cycles		

FIFO

Test Plan

Function	How To Test
Data_in	Randomized
Wr_en	Randomized
Rd_en	Randomized
Rst_n	Randomized with constranse
Data_out	Compared to expected
Full	Cover bins & assertions
Almostfull	Cover bins & assertions
Empty	Cover bins & assertions
Almostempty	Cover bins & assertions
Overflow	Cover bins & assertions
Underflow	Cover bins & assertions
Test sequance	Write data to the fifo for n number with
	read stuck to zero and reset is
	randomized.
	Then read data for n with write stuck to
	zero and reset is randomized.
	Then write and read data randomized
	with reset.
	Then some constrained randomized
	sequence to highlight errors in data out
Reset impact	Assertion that all outs should be zero
	except empty signal
Write acknowledge	Cover bins & assertions

Code Coverage

	Toggle Coverage:					
	Enabled Coverage	Bins	Hits	Misses Co		
	Toggles	118	118		100.00%	
	*******************	=====Toggle (Details====			
1 COVERT	Toggle Coverage for ins	tance /ton/fif -				
tatement Coverage: Enabled Coverage Bins Hits Misses Coverage	TOBBLE COVERINGE TOT INS	cunce / cop/ 111				
			Node	1H->0L	74	"Coverage"
Statements 4 4 0 100.00%			almostempty	1	1	100.00
			almostfull clk	1		100.00
======================================		da	ta in[15-0]	3		100.00
tatement Coverage for instance /top/f_if/asrt			a_out[15-0]	3		100.00
tatement coverage for instance / cop/r_ir/asic		data_out_exp	ected[15-0] empty	1		100.00
Line Item Count Source			full	1	1 1	100.00
			overflow rd en	1		100.00
File FIFO_ASER.sv			rst_n		îî	100.00
2 module fifo_sva_a(FIFO_if.asert asrd			underflow	1		100.00
			wr_ack wr_en	1		100.00
	Total Node Count = Toggled Node Count =	59 59				
	Untoggled Node Count =	0				
	Toggle Coverage =	100.00% (118	of 118 bins	1)		
ondition Coverage: Enabled Coverage Bins Covered Misses Coverage	Branch Coverage: Enabled Coverage Branches	Bins 10	Hits 10		Coverage 	
======================================		====Branch Det	tails=====			======
ondition Coverage for instance /top/f_if/asrt	Branch Coverage for instance	/top/f_if/asi	rt			
File FIFO_ASER.sv	Line Item	/top/f_if/as	Count	Source		
File FIFO_ASER.sv	Line Item	/top/f_if/as		Source		
File FIFO_ASER.sv Focused Condition View	Line Item File FIFO_ASER.sv	Control - Wester - Control	Count			
File FIFO_ASER.sv Focused Condition View	Line Item	Control - Wester - Control	Count		oming in to	
File FIFO_ASER.sv	Line Item File FIFO_ASER.SV	Control - Wester - Control	Count 		oming in to	IF
File FIFO_ASER.sv	File FIFO_ASER.sv	Control - Wester - Control	Count anch 414 53	Count c	oming in to if(~asr	IF
File FIFO_ASER.sv	Line Item File FIFO_ASER.sv	Control - Wester - Control	Count anch 414	Count c	oming in to	IF
File FIFO_ASER.sv	File FIFO_ASER.sv	IF Bra	Count anch 414 53 361	Count c	oming in to if(~asr	

. Functional Coverage

=== Instance: /pack_FIF0					
=== Design Unit: work.pack_FIFO					
Covergroup Coverage:					
Covergroups	1	na	na :	100.00%	
Coverpoints/Crosses	10	na	na	na	
Covergroup Bins	32	32	0 :	100.00%	
Covergroup			Metric	Goal	Bins
TYPE /pack_FIFO/fiffo/fif			100.00%	100	
covered/total bins:			32	32	
missing/total bins:			9	32	
% Hit:			100.00%	100	
Coverpoint ack			100.00%	100	
covered/total bins:			1	1	
missing/total bins:			9	1	
% Hit:			100.00%	100	
Coverpoint wr			100.00%	100	
covered/total bins:			4	4	
missing/total bins:			9	4	
% Hit:			100.00%	100	
Coverpoint rd			100.00%	100	
covered/total bins:			- 4	4	
missing/total bins:			9	4	
% Hit:			100.00%	100	
Coverpoint f			100.00%	100	
covered/total bins:			3	3	
metal dan desert between					

Sequential Domain Coverage

```
DIRECTIVE COVERAGE:
                                                                    Design Design Lang File(Line) Hits Status
                                                                    Unit UnitType
/top/f_if/asrt/c_over_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(24) 34 Covered
/top/f_if/asrt/c_over_f
fifo_sva_a Verilog SVA FIFO_ASER.sv(30) 26 Covered
/top/f_if/asrt/cfull_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(30) 16 Covered
/top/f_if/asrt/c_full_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(42) 17 Covered
/top/f_if/asrt/c_amostfull_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(42) 17 Covered
/top/f_if/asrt/c_amostfull_f
fifo_sva_a Verilog SVA FIFO_ASER.sv(42) 17 Covered
/top/f_if/asrt/c_amostempty_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(54) 11 Covered
/top/f_if/asrt/c_amostempty_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(62) 72 Covered
/top/f_if/asrt/cempty_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(68) 37 Covered
/top/f_if/asrt/cempty_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(76) 232 Covered
/top/f_if/asrt/cempty_f
fifo_sva_a Verilog SVA FIFO_ASER.sv(76) 232 Covered
/top/f_if/asrt/cunder_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(81) 26 Covered
/top/f_if/asrt/cunder_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(88) 51 Covered
/top/f_if/asrt/c_wrAck_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(94) 43 Covered
/top/f_if/asrt/c_wrAck_r
fifo_sva_a Verilog SVA FIFO_ASER.sv(102)

153 Covered
                                                                                                                                    153 Covered
 top/f_if/asrt/c_wrAck_f
                                                                 fifo_sva_a Verilog SVA FIFO_ASER.sv(108)
 top/f_if/asrt/C_rst_behave
                                                                  fifo_sva_a Verilog SVA FIFO_ASER.sv(115)
TOTAL DIRECTIVE COVERAGE: 93.33% COVERS: 15
ASSERTION RESULTS:
                              File(Line) Failure Pass
 top/f_if/asrt/over_chk_r
                                  FIFO_ASER.sv(23)
 top/f_if/asrt/over_chk_f
                                  FIFO_ASER.sv(29)
 top/f if/asrt/full chk r
                                  FIFO_ASER.sv(35)
  top/f_if/asrt/full_chk_f
                                  FIFO ASER.sv(41)
                                                                                            0
 top/f if/asrt/amostFull r
                                  FIFO_ASER.sv(48)
                                                                                            49
 top/f_if/asrt/amostFull_f
                                  FIFO ASER.sv(53)
                                                                                           3
 top/f_if/asrt/amostEmpty_r
                                  FIFO_ASER.sv(61)
 top/f_if/asrt/amostEmpty_f
FIFO ASER.sv(67)
 top/f_if/asrt/empty_chk_r
                                  FIFO_ASER.sv(75)
 top/f_if/asrt/empty_chk_f
                                  FIFO ASER.sv(80)
 top/f_if/asrt/uner_chk_r
                                   FIFO_ASER.sv(87)
                                                                                           37
 top/f_if/asrt/uner_chk_f
                                  FIFO ASER.sv(93)
                                                                                            2
                                                                                                                1
 top/f_if/asrt/wrAck_chk1_r
                                  FIFO_ASER.sv(101)
 top/f_if/asrt/wrAck_chk1_f
                                  FIFO_ASER.sv(107)
                                                                                           20
  top/f_if/asrt/rst_behave_chk
                                  FIFO_ASER.sv(114)
 top/tb_if/#anonblk#182146786#26#4#/#ublk#182146786#26/immed__28
                                  FIFO_tb.sv(28)
  top/tb if/#anonblk#182146786#42#4#/#ublk#182146786#42/immed 44
                                  FIFO_tb.sv(44)
 top/tb_if/#anonblk#182146786#57#4#/#ublk#182146786#57/immed 59
                                  FIFO tb.sv(59)
 top/tb_if/#anonblk#182146786#77#4#/#ublk#182146786#77/immed 80
FIFO_tb.sv(80)
/top/print/compar monitor.sv(8)
                                                                                          361
 otal Coverage By Instance (filtered view): 85.41%
```

Bug Report


no	Bug	Describtion
1	Almost full _r flag	Rise when more than one write left
2	Overflow _f flag	Still high if reset and write enable achieved
3	Underflow _f flag	Doesn't fell when reset it detects that read operation happens while reset
4	Underflow _r flag	Rise without posedge clk that detect it not synchronise
5	Write acknowledge	High while reset that detects write operation happens while reset
6	Data out	When Read&&Write [overlapping ones] then FIFO doesn't work well as expected it rotates the value to the Right in addition to rising overflow while write acknowledge fells down to zero.
7	Data out	FIFO works well if and only if its size equals to 2 to the power n where n is size of FIFO as monitoring for discovering the bug from wave the data out in some clk cycles may hold value of Zeros.
8	Data out	It's value isn't zero when reset

. Waveform

1)



2)




3)

\$1.	Msgs															
/top/fif/wr_en	1h0															
/top/fif/rd_en	1h0					\blacksquare			_							
/top/fif/rst_n /top/fi_f/asrt/uner_dnk_f	INI INACTIVE															
/top/fif/clk	1/h1															
/top/fif/underflow	17h0			-						==	_				=-	
		0000000	0													
/top/fif/rd_en	1h0								_							
/top/fif/rst_n /top/fif/rst_n	1711															
has followed a f	DACC															


4)

\$1.	Megs												
/top/fif/wr_en	1h0												
/top/fif/rd_en	1h1							_					
/top/fif/rst_ri	1h1												
	ACTIVE												
to-1/top/f_if/esrt/count	327:00000000	00000001			100	00000							
∳ /top/fif/rd_en	1h1												
/top/fif/rst_n /top/fif/underflow	1h1												
- y topymyundernaw	01121 01000												


5)



6)



7)



8)



Assertions

Feature	Assertion
Writing while queue is full, overflow =1.	@(posedge asrt.clk) (count==n && asrt.wr_en&& !asrt.rd_en && asrt.rst_n) => asrt.overflow;
overflow =1 & queue size has decreased, overflow = 0 .	@(posedge asrt.clk) (\$past(asrt.overflow) && (count < n \$past(!asrt.wr_en) !asrt.rst_n)) -> !(asrt.overflow) ;
queue size is full, full=1.	@(posedge asrt.clk) (count==n) -> (asrt.full);
full=1 & queue size has decresed , full =0.	@(posedge asrt.clk) (\$past(asrt.full) && count < n) -> !(asrt.full) ;
queue has only one free location, almostfull=1.	@(posedge asrt.clk) (count==n-1) -> (asrt.almostfull);
almostfull=1 & queue size has decreased, almostfull = 0.	@(posedge asrt.clk) (\$past(asrt.almostfull)&&(count!=n-1)) ->!(asrt.almostfull);
queue has only one occupied loaction, almostempty=1.	@(posedge asrt.clk) (count==1) ->(asrt.almostempty);
almostempty=1 & queue size has decreased,	@(posedge asrt.clk)
almostempty = 0 .	(\$past(asrt.almostempty)&&count!=1) -
	>!(asrt.almostempty);
queue is empty,empty=1.	@(posedge asrt.clk) (count==0) -> (asrt.empty);
empty =1 & queue has occupied location , empty=0.	@(posedge asrt.clk) (\$past(asrt.empty)&&count!=0) -> !(asrt.empty) ;
queue is empty & read operation , underflow =1.	@(posedge asrt.clk) (count==0 && asrt.rd_en && asrt.rst_n) => (asrt.underflow);
underflow =1 & queue has occupied location & no	@(posedge asrt.clk) (\$past(asrt.underflow)&&(count!=0
read operation , underflow =0.	!asrt.rd_en \$fell(asrt.rst_n))) -> !(asrt.underflow);
queue has free locations & write operation , wr_ack	@(posedge asrt.clk) (asrt.wr_en &&count!=n &&
=1.	asrt.rst_n) => (asrt.wr_ack);
(wr_ack=1 & queue is full) (wr_en =0&rst_n =0),	@(posedge asrt.clk) (\$past(asrt.wr_ack) &&(count==n
wr_ack =0.	\$past(!asrt.wr_en) !asrt.rst_n))