# Digital Design

## SPI With RAM


**By: Hassan Khaled** 

#### **Design Report**

spi_wrapper Project Status (02/27/2023 - 04:02:34)							
Project File:	spi_modules.xise	Parser Errors:	No Errors				
Module Name:	spi_wrapper	Implementation State:	Synthesized				
Target Device:	xc7a100t-3csg324	• Errors:	No Errors				
Product Version:	ISE 14.7	• Warnings:	10 Warnings				
Design Goal:	Balanced	• Routing Results:					
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:					
Environment:	System Settings	• Final Timing Score:					

Device Utilization Summary (estimated values)							
Logic Utilization	Used	Available	Utilization				
Number of Slice Registers	64	126800		0%			
Number of Slice LUTs	87	63400		0%			
Number of fully used LUT-FF pairs	60	91		65%			
Number of bonded IOBs	5	210		2%			
Number of Block RAM/FIFO	1	135		0%			
Number of BUFG/BUFGCTRLs	1	32		3%			


Detailed Reports					<u> </u>
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Mon Feb 27 04:02:31 2023	0	10 Warnings (6 new)	6 Infos (6 new)
Translation Report					
Map Report					
Place and Route Report					
Power Report					
Post-PAR Static Timing Report					
Bitgen Report					



Date Generated: 02/27/2023 - 04:21:59

#### **SPI Slave**

#### Block Diagram




#### Design code

```
WRITE : begin
              if(SS_n) begin
                 next_state = IDLE ;
               if(counter != 10)begin
                  next_state = WRITE;
89
90
91
                next_state = CHK_CMD;
      READ_ADD :begin
               if(SS_n) begin
                 next_state = IDLE;
               else begin
                if(counter != 'd10)begin
                next_state = READ_ADD;
                else begin
                next_state = CHK_CMD;
      READ_DATA :begin
                if(SS_n) begin
                 next_state = IDLE ;
                else begin
                  next_state = READ_SPI;
           READ_SPI :begin
             if(counter!=10)
                  next_state = READ_SPI;
                   next_state = CHK_CMD;
```

```
always @(posedge clk)begin
            case (current_state)
137 ▼
                      MISO
                      rx_valid
                      rx_data
                                     <= 0
                      counter
                                      <= 0
                       add_sent <= 1'b0
                      read_flag <= 1'b0
temp_reg <= 1'b0
             WRITE : begin if(counter !=10)begin
                        rx_data[counter] <= MOSI;</pre>
                        counter <= counter + 1;</pre>
153 ▼
                        counter <= 0;
rx_valid <= 1'b1;</pre>
                        end
                        end
160 ▼
              READ_ADD: begin
                         if(counter !=10)begin
                          rx_data[counter] <= MOSI;</pre>
                          counter <= counter + 1;</pre>
                          counter <= 0;
rx_valid <= 1'b1;
add_sent <= 1'b1;</pre>
                READ_DATA: begin
                               add_sent <= 1'b0;
if(tx_valid || !read_flag) begin
   temp_reg <= tx_data;
   read_flag <= 1'b1;</pre>
                                 end
                 READ_SPI: begin
                                     if(counter != 'd10)begin
                                     MISO <= temp_reg[counter];</pre>
```

#### **RAM**

#### Block Diagram



#### Design Code

```
ule RAM #(parameter MEM_DEPTH = 'd256 , parameter ADDR_SIZE = 'd8)
input clk,
input rst_n,
input [9:0] din,
input rx_valid,
output reg [7:0] dout,
output reg tx_valid);
reg [2:0] current_state,next_state;
parameter IDLE =
parameter WRITE_ADDR =
parameter WRITE_DATA = parameter READ_ADDR =
 parameter READ_DATA
reg [ADDR_SIZE-1:0] temp_address, read_address ,write_address;
reg flag , h_flag;
reg [7:0] ram_mem [MEM_DEPTH-1 : 0];
always @(posedge clk or negedge rst_n) begin
  if (~rst_n) begin
  current_state <= IDLE;</pre>
  current_state <= next_state;</pre>
always @(*) begin
  case(current_state)
       IDLE: begin
if(rx_valid)begin
                if (!din[9]) begin
   next_state = WRITE_ADDR;
end
                else begin
  next_state = READ_ADDR;
```

```
always @(*) begin

case(current_state)

IDLE: begin
if(rx_valid)begin

if (!din[9]) begin
next_state = WRITE_ADDR;
end

else begin
next_state = READ_ADDR;
end

end

else

next_state = IDLE;
end

wRITE_ADDR: begin
if(din[9:8] == 2'b01)begin
next_state = IDLE;
end

wRITE_DATA: begin
next_state = IDLE;
end

READ_ADDR : begin
if(din[9:8] == 2'b11)
next_state = READ_DATA;
end

READ_ADDR: begin
next_state = READ_DATA;
end

READ_ADTA: begin
next_state = READ_ADDR;
end

READ_CATA: begin
next_state = READ_ADDR;
end
end

READ_CATA: begin
next_state = READ_ADDR;
end
end

READ_CATA: begin
next_state = IDLE;
end

end

READ_CATA: begin
next_state = IDLE;
end

end

READ_CATA: begin
next_state = IDLE;
end

end
```

```
90
91
92
93
94
95
96
97
98
100
101
102
103
104
105
106
107
108
                case(current_state)
                                 dout <= 8'b0;

tx_valid <= 1'b0;

temp_address <= 0;

read_address <= 0;

write_address <= 0;


flag <= 0;

h_flag <= 0;

end
             111
112
113
114
115
116
117
118
              WRITE_DATA: begin
                                     ram_mem[write_address] <= din[7:0];</pre>
              120
121
122
123
124
125
126
127
128
129
130
            READ_DATA: begin
    if(!h_flag) begin
    tx_valid <= 1'b1;
    dout <= ram_mem[read_address];
    h_flag <= 1'b1;
132
133
134
135
136
```

#### SPI WRAPPER

#### Block Diagram



#### . Design Code

```
module spi_wrapper #(parameter MEM_DEPTH = 'd256 , parameter ADOR_SIZE = 'd8) {
    input top_clk,
    input top_MSI,
    input top_MSI,
    input top_MSI
    input top_MSI
    input top_ss_n,

    output top_MISO
    j;

wire top_tx_valid, top_rx_valid;
    wire [7:0] top_tx_data;

wire [9:0] top_rx_data;

spi_slave S(.clk(top_clk) ,.rst_n(top_rst_n) , .MOSI(top_MOSI) , .SS_n(top_SS_n) ,

    input top_MISO
    input top_mISO
```

ori rioject

#### . Testbench Code

```
initial begin

// Address for the write operation (0011000110) 198

top_SS_n_tb = 1'b0;

top_MOSI_tb = 1'b0;

#2;

top_MOSI_tb = 1'b1;

#2;

#2 top_MOSI_tb = 1'b1;

#2;

#3 top_MOSI_tb = 1'b1;

#2;

#4 top_MOSI_tb = 1'b6;

#2;

#4 top_MOSI_tb = 1'b6;

#2;

#5 top_MOSI_tb = 1'b6;

#2;

#2;

#2;

#2;

#2;

#2;

#3 top_MOSI_tb = 1'b6;

#2;

#2;

#4 top_MOSI_tb = 1'b6;

#2;

#2;

#4 top_MOSI_tb = 1'b6;

#2;

#5 top_MOSI_tb = 1'b6;

#2;

#6 top_MOSI_tb = 1'b6;

#2;

#6 top_MOSI_tb = 1'b6;

#6;

#6;

#6;


#6;

#6
```


```
//----- Write data 10001111 in location 198 ------
top_MOSI_tb = 1'b1;
top_MOSI_tb = 1'b1;
top_MOSI_tb = 1'b1;
#2;
top_MOSI_tb = 1'b1;
#2;
top_MOSI_tb = 1'b0;
top_MOSI_tb = 1'b0;
top_MOSI_tb = 1'b0;
top_MOSI_tb = 1'b1;
top_MOSI_tb = 1'b1;
top_MOSI_tb = 1'b0;
top_MOSI_tb = 1'b1;
#6;
top_MOSI_tb = 1'b0;
top_MOSI_tb = 1'b1;
#2;
top_MOSI_tb = 1'b1;
                             //1011000110 location priveously prevolusly filled in write op
top_MOSI_tb = 1'b0;
top_MOSI_tb = 1'b0;
top_MOSI_tb = 1'b0;
#2;
top_MOSI_tb = 1'b1;
#2;
top_MOSI_tb = 1'b1;
top_MOSI_tb = 1'b0;
top_MOSI_tb = 1'b1;
```

#### • Waveform


 Test Case 1 -> Write in location 250 then read from the same location




#### **Explained Waveform**




 Test Case 2 -> Write in location 250 then read from different location 240 that I have previously set manually during initialization.




#### **Explained Waveform**




### SPI\_WRAPPER RTL Schematic




## SPI\_WRAPPER Technology Schematic



#### SPI\_SLAVE RTL Schematic



#### **RAM RTL Schematic**



■ Design GitHub Link: <u>HassanKhaled11/SPI project (github.com)</u>

■ LinkedIn: <u>Hassan Khaled | LinkedIn</u>

■ Facebook: https://m.facebook.com/100087870183210/