

```

# UVM_WARNING E:/SerDes_GF/codes/my_test.av(51) @ 2200450: uvm_test_top [MY_TEST] MAIN SEQ END
# UVM_INFO Verilog_src/uvvm-1.1d/src/base/uvvm_objection.svh(1267) @ 2200450: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO E:/SerDes_GF/codes/my_scoreboard.av(140) @ 2200450: uvm_test_top.env.scoreboard [MY_SCOREBOARD] CORRECT_COUNT = 110018
# UVM_INFO E:/SerDes_GF/codes/my_scoreboard.av(141) @ 2200450: uvm_test_top.env.scoreboard [MY_SCOREBOARD] ERROR_COUNT = 4
# UVM_INFO E:/SerDes_GF/codes/my_scoreboard.av(142) @ 2200450: uvm_test_top.env.scoreboard [MY_SCOREBOARD] CORRECT_COUNT = 55011
# UVM_INFO E:/SerDes_GF/codes/my_scoreboard.av(143) @ 2200450: uvm_test_top.env.scoreboard [MY_SCOREBOARD] ERROR_COUNT = 0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO :655149
# UVM_WARNING : 4
# UVM_ERROR : 0
# UVM_FATAL : 0
#
# ** Report counts by id
# [FAILED TEST] 4
# [MY_AGENT] 2
# [MY_COVERAGE] 1
# [MY_DRIVER] 20005
# [MY_ENV] 1
# [MY_MONITOR] 220047
# [MY_SCOREBOARD] 110028
# [MY_SCOREBOARD-1] 110023
# [MY_SEQUENCE] 30004
# [MY_TEST] 5
# [Questa UVM] 2
# [RNTST] 1
#
# [SUCCEEDED CLK_PERIOD] 55011
# [SUCCEEDED TEST] 110019
# [TEST_DONE] 1
#
# ** Note: $finish : C:/questasim64_2021.1/win64/.../verilog_src/uvvm-1.1d/src/base/uvvm_root.svh(430)
# Time: 2200450 ns Iteration: 62 Instance: /top
# 1
# Break in Task uvm_pkg/uvvm_root::run_test at C:/questasim64_2021.1/win64/.../verilog_src/uvvm-1.1d/src/base/uvvm_root.svh line 430

```

Path	Coverage Type	Coverage	Bins	Hits	Misses	Coverage	Summary
/my_coverage_pkg/my_coverage		100.00%					
TYPE cg		100.00%	100	100.00...			auto(0)
CVP cg::Data_in_cp		100.00%	100	100.00...			
CVP cg::Tx_En_cp		100.00%	100	100.00...			
CVP cg::Tx_out_cp		100.00%	100	100.00...			
INST /my_coverage_pkg::my_coverage:...		100.00%	100	100.00...			0
CVP Data_in_cp		100.00%	100	100.00...			
CVP Tx_En_cp		100.00%	100	100.00...			
bin auto[0]		11209	1	100.00...			
bin auto[1]		98714	1	100.00...			
CVP Tx_out_cp		100.00%	100	100.00...			
bin one		45022	1	100.00...			
bin zero		64901	1	100.00...			
bin one_zero		24670	1	100.00...			
bin zero_one		24670	1	100.00...			
TYPE cg_rst		100.00%	100	100.00...			auto(0)
CVP cg_rst::RST_cp		100.00%	100	100.00...			
INST /my_coverage_pkg::my_coverage:...		100.00%	100	100.00...			0
CVP RST_cp		100.00%	100	100.00...			
bin rst_one		109923	1	100.00...			
bin rst_zero		99	1	100.00...			
bin rst_one_zero		8	1	100.00...			
bin rst_zero_one		9	1	100.00...			



=== File: PMA.v

Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	18	17	1	94.44%
Conditions	4	3	1	75.00%
FSM States	2	2	0	100.00%
FSM Transitions	2	2	0	100.00%
Statements	24	22	2	91.66%
Toggles	68	62	6	91.17%

=== File: golden\_model.sv

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 2


## Optional Block




## RTL

```
1 module Optional_Block #(parameter DataBusWidth = 'd32)
2 (
3     input                PCLK                ,
4     input                Reset_n             ,
5     input [31 : 0]       MAC_TX_Data         ,
6     input                MAC_Data_En         ,
7     output reg [7 : 0]   TxData              ,
8     output reg [31 : 0]  TxDataK             ,
9 );
10
11 reg [7:0] Temp_Data      ;
12 reg [2:0] Counter       ;
13
14
15
16 always @(*) begin
17
18     if (Counter == 0) Temp_Data = MAC_TX_Data [7 :0 ] ;
19     else if(Counter == 1) Temp_Data = MAC_TX_Data [15 :8 ] ;
20     else if(Counter == 2) Temp_Data = MAC_TX_Data [23 :16] ;
21     else
22         Temp_Data = MAC_TX_Data [31 :24] ;
23
24     end
25
26
27
28
29 always @(posedge PCLK or negedge Reset_n)
30 begin
31     if(!Reset_n) begin
32         TxData <= 0 ;
33         TxDataK <= 0 ;
34     end
35
36     else if (MAC_Data_En & Counter < (DataBusWidth/8)) begin
37         TxDataK <= 0 ;
38         TxData <= Temp_Data ;
39     end
40
41     else begin
42         TxDataK <= 0 ;
43         TxData <= 0 ;
44     end
45 end
```


```
32
33 if(!Reset_n) begin
34     TxData <= 0 ;
35     TxDataK <= 0 ;
36 end
37
38 else if (MAC_Data_En & Counter < (DataBusWidth/8)) begin
39     TxDataK <= 0 ;
40     TxData <= Temp_Data ;
41 end
42
43 else begin
44     TxDataK <= 0 ;
45     TxData <= 0 ;
46 end
47
48 end
49
50
51
52
53 always @(posedge PCLK or negedge Reset_n) begin
54     if (!Reset_n) begin
55         Counter <= 0 ;
56     end
57
58     else if (MAC_Data_En && DataBusWidth) begin
59         Counter <= Counter + 1 ;
60     end
61
62     else
63         Counter <= 0 ;
64
65 end
66
67
68
69
70 endmodule
71
```




## PCS



## Optional Block



## Encoder FSM



## PMA

