NEF (1FO MFI 03 National University of Computer and Emerging Sciences 11F2 01 Karachi Campus 11 F3 00 **Computer Organization and** Sessional-I Exam 11F4 10 11 F5 00 Total Time (Hrs): 1 Assembly language **Total Marks:** 30 11F6 Date: September 24<sup>th</sup> 2024 3 **Total Questions:** 11F7 00 Course Instructor(s) 11F8 30 Mr. Shoaib Rauf, Mr. Kashan Hussain, Mr. Aashir Mahboob, Ms. Atiya Jokhio, Mr. M.Kariz Kamal, Mr. M.Usman, Mr. Nauraiz Subhan 11F9 00 NEA y0 11FB Section Roll No : Student Signature Do not write below this line 11 FC Attempt all the questions. NAD CLO #1 & 2: Illustrate micro-architecture of x86 and RISC processors. Create basic assembly code 11 F E. 3 using different type of addressing modes in x86 and RISC ISA(s) to solve simple-moderate 01 ILFE 00 1200 [Marks: 7\*2 = 14] Q1: Answer the following questions. 00 What is meant by a one-to-many and one-to-one relationship in context of x86 assembly. Use a 1201 coding example to support your answer. 00 1202 Explain the Direct, In-Direct and Indexed Modes of accessing a memory in x86 assemblies using an example instruction. 1203 02 III. Briefly explain the role of Virtual Machine(s) in execution of a high level language code. 1204 00 IV. Why Assembly language is not portable? 1205 V. Explain the difference(s) between Real and Protected modes of x86 processors. 00 VI. What is the role of memory segmentation in x86 Intel processors regarding mismatch in register 1206 00 size and address bus size? VII. How many clock cycles are required in order to read a single value from main memory upon 1207 03 CPU request? 1200 00 1209 00 CLO # 2: Create basic assembly code using different type of addressing modes in x86 and RISC ISAs to solve simple-moderate problems. 00 120A Q2: Using the following variable definitions answer the questions given below. [Marks: 5+5 = 10] 120B 04 PFFO, PFD6 data 1200 00 ✓var1 SBYTE -4,-2,3,1 √ar2 WORD 1000h,2000h,3000h,4000h 1200 ටට var3 SWORD -16,-42 120 E 00 var4 DWORD 1,2,3,4,5 55 1100000000 Draw a memory map and assign proper physical addresses (using a real address mode) to each 00 byte stored in the above data segment (Assume DS= 0040h, and the starting offset is ODEFh). 00 00 1212 Hall 2024 Department of Computer Science Page 1 of 2

0000 1000h 30 och PFFOL 4000h National University of Computer and Emerging Sciences 00000001h tolal 25 marks: Karachi Campus 3001 h II. What will be the hexadecimal value(s) of the destination operand after each of the following instructions are executed in sequence? Jo. Smarks? 00 h 00 00 3FFCh mov ah, var1 mov ah, byte ptr[var2+3] movzx ebx, var2 C. 00 00 1000 h xchg cx, [var2+4] 30000h mov ax, var3 f. mov ax, [var3-2] movsx, ebx, word ptr var4 g. 00 00 00 ol hi add cx, var3[type var4] mov al, [var1+6] i. sub edx, [var4 + 12] CLO # 2: Create basic assembly code using different type of addressing modes in x86 and RISC ISA(s) to solve simple-moderate problems. Q3: You have three different size arrays, each having 5 elements. You need to write the code to perform the following operation for each index value (X) ranging from 0 to 4, by using indirect addressing methods. arrD[X] = arrD[X] - (arrB[X] + arrW[X])The data segment has already been defined for you. While writing code feel free to add any suitable comments to explain your steps. .data BYTE 08h, A4h, A6h, B6h, 10h WORD 2 Dup(12h), 2 Dup(0Ah), 01h Main PROC DWORD 5 Dup(FFh) mov edi, 0, movecx, 4 .code start coding from here smov eax 10 mor ebx10 movz x eax, [arrib + esi]
movz x ebx, [arrib + edi]
add ebx, eax Sub arril [ebx] - ebx

add esi,

Department of Computer Science add ebx, Page 2 of 2 Fall 2024

Fch