# Performance Engineering by Means of Automated Performance Modeling

Friedrich-Alexander-University of Erlangen-Nuremberg, Regional Computing Center Erlangen Julian Hammer <julian.hammer@fau.de>, Georg Hager (advisor), Gerhard Wellein (advisor)


Vision: Automatically predicit single-node loop kernel performance on current and future architectures.


#### Restrictions:

- > no branches in inner loop body
- > only affine loops and array indices

typically for dens linear algebra, stencil, streaming codes

#### C Code (stable)






## LLVM IR/Polly (in-development)

LLVM-Polly finds suitable loop nests and exports them

#### Metadata (prototype)

High-level description of loop nest resources

#### Intel Architecture Code Analyzer<sup>[4]</sup> (stable)



Very accurate, but closed source, only supports Intel CPUs and not an officialy supported product.


### **Open Source Architecture Code Analyzer** (in-development)

Open source replacement for Intel's IACA

- 1. Gathering of relevant instructions from typical codes.
- 2. Measurement of latency, throughput and overlap of instructions and loads with microbenchmarks.
- 3. Generation of the in-core model.
- 4. Application to given loop-nest assembly.


#### Execution-Cache-Memory<sup>[0]</sup> (stable)

Roofline based model with serial assumption on data path and cache bandwidths based on documentation



In-socket scaling is derived by increasing the number of cores, until a non-scaling resource (e.g., memory bandwith) maxes out.

#### ECM model prediction and measurement



# Kerncraft



Released under AGPLv3 on github.com/RRZE-HPC/kerncraft

#### Kernel

Req. computational and data resources

In-core

prediction

Computation and

loading from/

storing to L1

#### Machine

Offered computational and data resources

Cache

prediction

Hits/Misses in all

cache levels

### Semi-Automatic Gathering (prototype)


YAML based description of hardware architecture

Ivy-Bridge Machine configuration file: model name: Intel(R) Xeon(R) CPU E5-2660 v2 @ 2.20GHz CPU & compiler compiler: icc: -03 -xAVX -fno-alias Memory subsystem memory hierarchy: {'sets': 64, 'ways': 8, 'cl\_size': 64, # 32 kB 'replacement\_policy': 'LRU', 'write\_allocate': True,
'write\_back': True, 'load\_from': 'L2', 'store\_to': 'L2'} cycles per cacheline transfer: 2 Benchmark results | benchmarks: {measurements: {MEM: {results: update: [18.91 GB/s, 32.43 GB/s, 37.28 GB/s, 39.98 GB/s, ...]}}

Generated automatically, with additional input provided in vendor documentation.

#### Cache Simulator (stable)


Complete cache simulation using pycachesim




OR

## Layer Conditions<sup>[3]</sup> (stable)

Analytical model for inclusive, least-recently-used caches





Fast and may predict optimal tiling, restricted to stencil-like patterns and steady cache behavior. Extension to dens linear algebra is in the works.




## Performance Model

Compilation of runtime prediction

## Roofline<sup>[2]</sup> (stable)

Well known performance model with overlap assumption on all bottlenecks, based on measured bandwidths



The Roofline model is less accurate if multiple datatransfer bottlenecks have almost the same performance and do not overlap perfectly.

# Model Predictions and Conclusions


Key components are relevant to:

- > compilers
  - tile size selection
- architecture researchers
- offline optimizations
- preevaluation of instruction mix
- energy-efficient computing selection of cores and frequencies

Supported by

> software developers explain and predict behavior

#### Data transfer prediction and measurement



- [0] J. Treibig and G. Hager. Introducing a performance model for bandwidth-limited loop kernels.
- In Parallel Processing and Applied Mathematics, pages 615-624. Springer Science + Business Media, 2010 doi: 10.1007/978-3-642-14390-8 64. [1] J. Hammer, G. Hager, J. Eitzinger and G.Wellein. Automatic loop kernel analysis and performance modeling with Kerncraft. In PMBS '15 Proceedings of the 6th International Workshop on Performance Modeling, Benchmarking,
- and Simulation of High Performance Computing Systems. doi: 10.1145/2832087.2832092. [2] S. Williams, A. Waterman, and D. Patterson. Roofline: An insightful visual performance model for multicore architectures Commun. ACM, 52(4):65-76, 2009. doi: 10.1145/1498765.1498785.







impact of architectural changes on runtime

**DAAD** Deutscher Akademischer Austauschdienst German Academic Exchange Service

[3] J. Hammer, J. Eitzinger, G. Hager and G. Wellein. Kerncraft: A Tool for Analytic Performance Modeling of Loop Kernels. Tools for High Performance Computing 2016, pp 1-22, 2016. doi: 10.1007/978-3-319-56702-0\_1. [4] I. Hirsh and Gideon S., Intel Corp. Intel Architecture Code Analyzer. Version 2.2, March 13, 2017

**FITweltweit** https://software.intel.com/en-us/articles/intel-architecture-code-analyze