Performance Engineering by Means of Automated Performance Modeling

with



Vision:

Automatically predict single-node loop kernel performance on current and future architectures.


Kernel

Required computational and data resources

Restrictions:

- > no branches in inner loop body
- > only affine loops and array indices typically for dens linear algebra, stencil, streaming codes

C Code (stable)



OR

LLVM IR/Polly (in-development)

LLVM-Polly finds suitable loop nests and exports them

OR

Metadata (prototype)

High-level description of loop nest resources

Machine

Offered computational / and data resources /

Semi-Automatic Gathering (prototype)

YAML based description of hardware architecture

Ivy-Bridge Machine configuration file:

model name: Intel(R) Xeon(R) CPU

CPU & compiler

compiler: icc: -03 -xAVX -fno-alias

Memory subsystem

E5-2660 v2 @ 2.20GHz

Benchmark results

In-core prediction


Computation and loading from/storing to L1

Open Source Architecture Code Analyzer (in-development)

Open source replacement for IACA

- 1. Gather Instructions
- 2. Measure latency, throughput and overlap with microbenchmarks
- 3. Generate in-core model
- 4. Apply to loop-nest assembly


Intel Architecture Code Analyzer (stable)



Based on Intel's IACA

Cache Simulator (stable)

Complete simulation with pycachesim



Layer Conditions (stable)

Analytical model for inclusive, LRU caches

$$C_{\text{req}} = \sum (L_{\leq t}) + t * \text{count}(L_{>t})$$

	t = N - 2	$C_{ m req}$	$t = N^2 - 2N - 2$	
k	$N \le 410$	$\leq 32 \mathrm{kB}$	$N \leq 32$	k
	$N \le 3277$	$\leq 256 \mathrm{kB}$	$N \le 91$	
	$N \le 327680$	$\leq 25\mathrm{MB}$	$N \le 905$	
	18	Hits	26	
	10	Misses	2	

Cache prediction

Hits/Misses in all cache levels


Performance Model Compilation of runtime prediction

Execution-Cache-Memory (stable)

Model with serial assumption on data path and cache bandwidths based on documentation

Roofline (stable)

Model with overlap assumption on all bottlenecks, based on measured bandwidths



Conclusions

Taking (some) pain out of analytical performance modeling

Key components are relevant to:

- > compilers tile size selection
- > architecture researchers impact of changes on runtime
- > offline optimizations preevaluation of instruction mix
- > energy-efficient computing selection of cores and frequencies
- > software developers What is going on here?

Julian Hammer < julian.hammer@fau.de>

Open Source and freely available at:




github.com/RRZE-HPC/kerncraft github.com/RRZE-HPC/pycachesim

Interactive LC Calculator:



https://rrze-hpc.github.io/layer-condition











FITweltweit