

NANENG524

Testing ,Verification and Reliability - SPRING2024

Final Project: Verification of a Scrambler

Hatem Mohamed 201-900-577

Supervised by:

Dr. Rania Osama

Dr. Sherif Hosny

Eng. John Wafeek

April/May 2024

${\bf Contents}$

1	Introduction
	1.1 Scrambler/descraler uses in MPEG-2 multiplixing
2	Scrambler's operation
3	HDL
	3.1 BB Scrambler
	3.2 Testbench SystemVerilog code
	3.3 Testbench explanation
	3.3.1 Testbench core
	Simulation and Results
	4.1 Simulation setup
	4.2 Results
	4.2.1 Waveforms
	4.2.2 Transcript
=	Appendix: Documentation
•	
	5.1 Faced Problems:

1 Introduction

Protection of transmitted data privacy and security is critical in the field of communication systems. One important technique used to protect sensitive data is the application of scramblers. A cryptographic tool or procedure known as a scrambler modifies the structure or format of data so that unapproved parties are unable to understand it. Scramblers prevent eavesdropping attempts and improve communication channel confidentiality by rearranging the data before transmission. In this project a scrambler's functionality is being digitally verified using Hardware discription and verification language SystemVerilog and via the Universal Verification Methodology (UVM). In MPEG-2 multiplexing, multiple audio, video, and data streams are combined into a single transport stream for efficient transmission. Scrambling ensures that these streams are protected from unauthorized access or interception during transmission. By scrambling the data, it becomes unintelligible to anyone without the proper descrambling key, thus safeguarding the confidentiality of the content.

1.1 Scrambler/descraler uses in MPEG-2 multiplixing

Motion Picture Experts Group-2 is known as MPEG-2. It is a standard for encoding audio information that goes along with moving visuals. MPEG-2, which was created by the Moving Picture Experts Group (MPEG), is extensively utilized in digital video distribution applications such as DVDs and digital television broadcasts. It outlines the multiplexing and synchronization of numerous streams into a single transport stream for transmission, as well as the compression algorithm for audio and video data. MPEG-2 is now a fundamental component of contemporary multimedia technology, having played a key role in the shift from analog to digital television transmission.

- 1. Privacy and Security: To facilitate efficient transmission, several audio, video, and data streams are integrated into a single transport stream by MPEG-2 multiplexing. By scrambling, these streams are shielded from unwanted access and transmission interception. The data is scrambled so that anyone lacking the correct descrambling key cannot decipher it, protecting the content's confidentiality.
- 2. Conditional Access Control (CAS): In MPEG-2 multiplexing, scramblers are frequently used in tandem with CAS to regulate access to particular content according to subscription status or other factors. To guarantee that only authorized users may decode and access the content, conditional access systems rely on encryption and scrambling. Because they render content illegible for users lacking the necessary authorization, scramblers are essential to the enforcement of these access rules.
- 3. Preventing Unauthorized Distribution and Piracy: MPEG-2 multiplexed content distribution and piracy are discouraged via scrambling. It is far more difficult for unauthorized parties to intercept and replicate the content without the necessary decryption keys when the content is scrambled during transmission. This aids content providers in keeping control of their intellectual property and deters piracy.
- 4. Adherence to Industry Standards: MPEG-2 is a commonly used standard for multiplexing and compressing digital video. Scrambling is frequently used in compliance with MPEG-2 standards to guarantee compatibility and interoperability across various systems and devices. Broadcasters and content producers can make sure that their multiplexed content works with a variety of consumer devices and transmission infrastructures by following these standards.

2 Scrambler's operation

The operation could be easily understood as follows:

- 1. Initialization: The scrambler is initialized with a predefined key or seed value prior to transmission. This key is used to manage the data scrambling process and guarantee that the data can be decoded by the transmitter and receiver. In this case the initialization sequence is (100101010000000) and it shall be initiated at the start of every eight transport packets.
- 2. Data Scrambling: The scrambler processes the input data, which may include audio, video, or other digital information. Using the key or seed value as a basis, this technique applies a mathematical algorithm or operation to the data. The scrambler's architecture and the system's requirements determine the precise algorithm that is employed. In this case, the polynomial is 1 + X¹⁴ + X¹⁵ which means that in the feedback loop, the 14th, 15th, and input bit are XORed together in order to generate this random data.
- 3. Transmission: The data is sent over the communication channel once it has been jumbled. Anyone intercepting the scrambled data without the correct descrambling key will see it as random or incomprehensible noise.
- 4. Descrambling: Using the same key or seed value as the transmitter, the descrambler is initialized at the receiving end. By applying the opposite operation to the scrambled data, the descrambler is able to recover the original content and essentially undo the scrambling process.




Figure 1: Scrambler/descrambler schematic diagram

The total packet length of the MPEG-2 transport multiplex (MUX) packet is 188 bytes. This includes 1 sync-word (47_{hex}) byte. The MSB "0" of the sync-word byte 47_{hex} (or 01000111) is always where the processing order on the transmitting side begins. To provide an initialization signal for the descrambler, the MPEG-2 sync byte of the first transport packet in a group of eight packets is bit-wise inverted from 47_{HEX} (SYNC) to $B8_{HEX}$ (\overline{SYNC}).




Figure 2: MPEG-2 transport MUX packet

$3 \quad HDL$

3.1 BB Scrambler

This part was given as an encrypted module in order to expolre it using the implemented testbench so as seen below it cannot be read.

```
module BB_scrambler (
1
2 input clk,
3 input reset_n,
4 input [1:15] initial_state,
5 input in_bit,
6 input en,
7
   output reg out_bit,
8
   output reg scmb_en
9
10
   'pragma protect begin_protected
11
   'pragma protect version = 1
   'pragma protect encrypt_agent = "ModelSim", encrypt_agent_info = "10.5"
12
   'pragma protect key_keyowner = "Mentor Graphics Corporation" , key_keyname = "MGC←
13
       -VERIF-SIM-RSA-2"
   'pragma protect key_method = "rsa"
14
   'pragma protect encoding = ( enctype = "base64" , line_length = 64 , bytes = 256 \leftrightarrow
15
       )
16
   'pragma protect key_block
17 GXMIvkdAQeEg7doh/EZltCufPHoU6v0h3t7ADnXbrEDkyoiYvH85w7/j+nJs/DX7
18 bV40D4X+8gRf0bYp3i0sKCIxKfhcCddoAHd12PC15KVFJk0KGUMkNCORIcwbja7V
   xtOQ6kRKhVnFj2rKAiCsW61J/2E/zdWHZTXi5V2hfhCPwXUqwbzCb5j5foziMWHx
   +U2T78a0E3sx9ZAMJVeReyg4rb7Nj7BSsbvCGcfUhVn+G50ZX+51qN502efSvVri
   9j8mWzeMXTfJBE4a+eCYvrCD32PQd+D6ze3WUkZxxOOdGopxS7bcfn919tnN70HS
   mjGTZYP+ebilcoOgzgKFvQ==
23
   'pragma protect data_method = "aes128-cbc"
24
   'pragma protect encoding = ( enctype = "base64" , line_length = 64 , bytes = 2000 \leftrightarrow
        )
25
   'pragma protect data_block
26 siVB8LXmt8qgxBLsie3sbh2HX4aIlq3str6TcUi+N5YZyQ8jQtG9/Iu5PywqLyfC
27 CnC2xhEyptyvRdIH3hyTI8/1B3alHuUBHExOSjN7oSxX9zz+oICSZmTJHdHUGJ5L
28 QblzikxfaWzgOUtQGLowq3gAdHZzo6pACnnIYcAbxeOcgVquclPf+hY7SlUk/cTQ
29 \\ \qquad \texttt{kfWOXOh1741DWxIiqjDlvB7u/zbi+jX4Vdrn4E5F03Zr8MsUw/c0+OLCETkZkBrP} \\ \\ \\ \end{aligned}
30 i6Ss4bGlha5K+HWW6gVga/kzKwR9HGd+z6W0B2SIiUBMh+gXrv+n5/fNer0tVw/L
31 GNa6bGfYN11PHDmwqgBZDALb6TOWAjsxCVEtf29jFBInwllptPWxsgSeJHJ+9w32
32 CKu6KgY41sxVY/pgCJOdvYvoCxsG7j6389/WVBUTHcwMkWJbvKwzd06JLVyE8neH
   Wg96U1Cu46Pwe1G4v1mNPDuxdSccascFUdKcObnRDvsZryZb4MvosglqAEODbUGq
   VQ37XQjXrs49IAZTqFoeAkgJeUhDY4FQEAwLqv5bI8QaeUhZmCqKWnLCKjEEeTBO
35 1rt0FhifP2zi5NM8MzG1zMHIwy+Cz0Tfbogo1+dUvf1+wAFUWbvEW8H8PSs18pWn
36 N35JyebOtKJNKQ3bjC5w8U5R08iRKT3Hrjx7zfxwmWRvuXkXhua6n/udV5CZQMnG
37 Ror6NBJz3ry0z70FrlqZjdhhZZw+exyW2aMUbP4Y7RlW0Q420B42e7rspGbGRWLL
38 f9mrdOsMaxciy1PIXnOnNWy8Sq7Q1Ou6+1EEaMO3YvwE8vzmrtjOgeQkJWW1xqgU
39 FlpvyxEhxLa3hKeeeeUl7gBYYmNd+1JezGGsy1Oou6WzroCoV45AIZ8H32HFAggb
40 5y7Mb+MEOPKkKnPzfwLL+YhGsFrFzXY/3o+7+Rhq7xP8rBAUOY21IXmngi7T3aHZ
41 3vu4ii9mKYzaQA+LW5Af2hHCZx3nGHoOg2Mt4PZrDXFxCTp/olq4sSGuN/U7qaxB
42 NR9QoU7T+iiuqodptYs5Sarta0Q7aIpN8hlU48zTThBeV+14w6St9FCu04zfmRRd
43 a/eJJTtpn6ngbR+7qfjQMBzISW4Lti5Lue4ElSoI4nqTymoIB561Eieu3jxpvwdn
44
   chdDJhcXWJXVWWHJgbbMOP/R6I93NoktqI/ZHOJ1aLxDdpwDojHGlbGh6t02lC77
   kisA79vInsuoS0hB9fA/xF3oJCZfpyNKRNMJzjQlidOTqSTZKvbybT/5jT0E1IxT
   Cv5L379TtdxDCW6rNHoCdAc5F+1EsRy30wjP0/d2ftWMZUeXkV1bNUwvThitpuxq
   YxlQ7XHJucDjlnRWyEMTGWlRtt0pH7zpz6i8N5j2arAKdFdxkIR+ry3VgZPt5veh
48 mrN50wyRTIzZzdygbdwlqxappYozv/6Ww3PZa8Pb3v0DejIRNmb+WNQkmSYoHIkB
   3WaXbsmub7yc9eQ6kBqRLjsDwHMzOW4ZsLFiOfn9VRwttj7UaQ0v3o4B7b6uTT1N
```

```
cOPOeMWpZ76hUnV5GFG+LacySjzMUxFPmIdpD7cCVw9la0IZZQIPeoyoA5np1qV/
  6TLc/KdKqfNZrM8/ZyGXNt6J4uWapaL8HbfocM0XKfAeIMyzT1Pu0MZ5eNLNCKns
52 2EZDExj+FCtjIhp7PNWfKKnOHcOL+4KnOCnOWoLxzlqj0FGTAY/o/mKyPWTj015D
53 xRY8FWDMad1CAph+OrSGihNJcCTGJH1R4DkwmPetF/hWTJiiIsr9Qjdr9/bKGcA+
   RQWeRfHa80mkIUjW4jC/8/DHvJuzQw0F0SFTJ1gbmfz4iV+YnvLaEVr07drn0f3J
   cfdNOucJr5ivsDoa6SSGZVbo+3Obpy/bt4xjGnxVqn7AiwQeMOcNk2GMCc8Vns+m
   4qbkRvrOwyRizrt3KSaIEL/hS+18wiWMixQdosn9X/eHFzIM4ymBXrzZXwuhaI4p
   qYCQQ3TGBeSjNYGL5Kz/0EU+kjypzoOnROZRtzgqdhetEvRzExRpFrFZ/p1prFIV
57
   CT+OhRNQ1zXWRjhG4RghcCwBdtZ87FSfIFh2bDjHA+HNTmmnCsd9cXESiyoT7LBY
58
   YSOpeodfw0XBkunZfM7exitJkj10fQI0QLvcbUk/OwiyAzLtfnVzUK/P1oS2d2t8
59
   SAbqziW6WTaL5PNGOdOJmRphk3ht+U26rKp9dRZzw4vNOvv9f0PpUoMZAJdTmeuB
60
  KKnsWvFCOXOot37zDpHswRJPNbn0k2Z9n6Jxe6ymzAooczlmX4YxaN2Cux+CQbV9
61
62 gcxDBw9JevCrteRhu+EzhbJpfAQSmqsKRVd+G71u1Yd23cr7jgdy0S21LgVqGp3k
63 MKedbI2zfqUHRXXx870CjW/I5ZtDTwGgqF2phKNqyP2eprmMb+nwxeh9m0IpwI+0
64 6CY2SBpzBW7CpuoKhSnwHVPHSg1+RXFgXTrnfnNsKgBW3MSM3GyEIxitVI/1Gyr6
65
  1ArJtKoc+ZvSSJRG10xTe6t7Fi8GJCTvrmreBZnu3AwyJKS8CA02Mq1g1jhbdUgx
   kFRORvwkEUME+cbNorntXmp1i+a8DbAfwSyP8jhp4/dl7HYb8rPjGTv8H5EtET4E
66
   vK2GyptsSMLIo43MmDOF1eXKVZ6CK/7Re7vu5NyEbaw=
67
68
   'pragma protect end_protected
69
70
   endmodule
```

But by studying and relating with litrature it could be seen that it is typical to what is seen in 8. With using given test vectors for input and scanning the output a proper testbench could be formulated.

3.2 Testbench SystemVerilog code

```
1 module scrambler_tb ();
2 reg clk;
3 reg reset_n;
4 reg [1:15] initial_state;
5 reg in_bit;
6 reg en;
7 wire out_bit;
8 wire scmb_en;
9 reg test_in [1:1504*50];
10 reg test_out [1:1504*50];
11 reg out_exp;
12 int pck;
13 int i;
14 bit ch;
15 BB_scrambler dut(
16 .clk(clk),
17 .reset_n(reset_n),
18 .in_bit(in_bit),
19 .initial_state(initial_state),
20 .en(en),
21
  .out_bit(out_bit),
22
  .scmb_en(scmb_en)
23 );
24 initial clk=0;
25 always begin
26 #5; clk=~clk; // clock period 10
27 end
28 task reset();
29 reset_n= 0;
30 #10;
31 reset_n=1;
32 endtask
33 // read from file
34 task read();
   // let's read the vectors (I called it input)
35
36
  $readmemb("Input.txt", test_in);
37
      $readmemb("Output.txt",test_out);
38 endtask
39 task check (bit x, bit y, int pck, int j);
40 if (x==y) begin
41 $\display("Right one :) exp= %b, true= %b, packet number %d, bit number %d↔
  ",y,x,pck,j);
42 ch=1;
43 end
44 else begin
45 $\display(\"Wrong one!! exp= \%b, true= \%b, packet number \%d, bit number \%d\"\color=\"\left"
     ,y,x,pck,j);
  ch=0;
46
47 end
48 endtask
49
50 initial begin //run time
51 // reset();
52 read();
53 initial_state = 15'b100101010000000;
```

```
54 	 // en=1;
55 // we would read now bro
56 for (pck=1;pck<51;pck++) begin
57
  if (pck>1) begin
  reset();
58
59
  en=0;
  #25
60
61
  en=1;
62
  end
63 else begin
64 reset();
65 en=0;
66 #20
67 en=1;
68 end
69 for (i =1 ;i<=1506; i++) begin
70 @ (negedge clk) begin
71
           in_bit = test_in[1504*(pck-1)+i];
72
           if (i>2)
73
           begin
74
           check(out_bit,out_exp,pck,i-2);
75
76 end
77 @ (posedge clk) begin
78 out_exp=test_out[(pck-1)*1504+i-1]; // -1 here is cause it works after en\leftrightarrow
            by 1 cyclez
79
  end
80 end
81 end
82 $finish;
83 end
84 endmodule
```

3.3 Testbench explanation

As seen in the Encrypted RTL the I/O pins could be read in order to force or read from them. With relating to the block diagram, the scrambler works with a negative reset and it works synchronously. Initial state is the value kept in each register at the beginning of every scrambling process to an MPEG-2 Packet. while **en** is the enable signal in order to do the scrambling, **out_bit** is the randomized bit and **scmb_en** is the signal that shows that the scrambling is happening now. The testbench is written to do the following:

- 1. Let the device capture 50 frames each of which is 1504 bits.
- 2. Test if the randomized output matches the expected one given.

And it consists of the following:

- 1. Three tasks: The first one is called reset in order to trigger the reset signal and reset the whole device. The task forces reset_n signal to zero and after 1 cycle it goes to 1 again. The second task is used to read the text files that include the test vectors in order to force the input (Input.txt) and compare it with the output (Output.txt). The third one is used to check on output's validity.
- 2. One always block: The one used to generate the clock signal with period of 10ns (arbitrary).
- 3. Two initial blocks: The first one is used to initialize the clock in order to be generated. The second one is the core of the test bench

3.3.1 Testbench core

As mentioned before the second initial block can be considered as the core of the testing process. It consists of 2 nested for loops. The upper one used to go through MPEG-2 frames from 1 to 50, the second one to scan the 1504 bits of each frame. Every time a frame is completed a Reset operation shall be performed and the Enable signal shall go to zero in order to return to the initial state of the scrambler. The input signal and the Enable signal are fed to the device on each falling clock edge. At the rising edge, the input is sampled and the output compared to the expected one. It shall be mentioned that the device was observed to react to the input after a whole clock cycle. for example if the input is 1 and the output response to this input is 0, it would take the device a complete cycle to generate that 0. As a result of the previous observation, the output needs to be compared to the previous signal from the test vector output file (i-1). The inner for loop loops to 1506 because the first iteration is used to initialize the process as inside them the first input takes place, but as mentioned its effect appear after one complete cycle. And the extra iteration is used to assure the last bit in the frame is generated well.

4 Simulation and Results

4.1 Simulation setup

The .do file needed to run the testbench.

```
1
   vsim -voptargs=+acc work.scrambler_tb
2
   add wave -position insertpoint
   sim:/scrambler_tb/clk \
3
   sim:/scrambler_tb/reset_n \
   sim:/scrambler_tb/initial_state \
5
6
   sim:/scrambler_tb/in_bit \
   sim:/scrambler_tb/en \
7
8
   sim:/scrambler_tb/out_bit \
9
   sim:/scrambler_tb/scmb_en \
10
   sim:/scrambler_tb/out_exp \
11
   sim:/scrambler_tb/pck \
12
  sim:/scrambler_tb/ch
   run -all
13
```

4.2 Results

4.2.1 Waveforms




Figure 3: Waveform at the start of the simulation




Figure 4: Waveform that depicts the packet transition




Figure 5: Waveform at the end of the simulation

4.2.2 Transcript




Figure 6: The transcript at the start of the simulation




Figure 7: The transcript at packet transition

Figure 8: The transcript at the end

5 Appendix: Documentation

5.1 Faced Problems:

- 1. The fact that the input value affects the following output with a separation of one cycle made it difficult to find the most optimised way to compare the output to the expected one. It was solved using extra iterations and the shifted index.
- 2. the transition between packets was not smooth and there was always a problem. The reason for that problem was then discovered to be that the inner for loop always ends at a positive clock edge, thus upon resetting and enabling/disabling the enable signal is triggered on the positive edge, when it was planned to trigger at the negative edge so extra half cycle was added and seen in the #25 line.

References

- [1] Mentor Graphics. "QuestaSim 10.7" Wilsonville, OR: Mentor Graphics, 2020.
- [2] ETSI EN 300 744, EUROPEAN STANDARD, V1.6.2 (2015-10).