אוהואוק jixlrawk®

DS-018 Pixhawk Autopilot v6C Standard

Revision: 0.1.1

Revision date: January 31, 2023

Abstract

This document is the formal version of the Pixhawk industry standard that includes all aspects of the hardware standard required to build compatible autopilots.



Table of Contents

Table of contents	1
Document Revisions	3
Contact and Public Developer Call	4
Trademark Guideline	4
License and Disclaimer	4
Related Standards	5
FMUv6C Summary	5
Overview	5
Detailed Block Diagram Reference	6
FMUv6C Sensors Locations	7
Sensor Sets	8
Sensor Set	8
Sensor Set (Rev 0 & 1)	8
Full FMUv6C Pinout	9



Document Revisions

Revision	Date	Editor	Reviewer	Comments
0.1.0	12/13/22	Vince Poon	Ramón Roche	Initial specification
0.1.1	12/15/202	Vince Poon	Ramón Roche	Fix Error & Update Diagram

Contact and Public Developer Call

This standard is being developed on a <u>public developer call</u>. For further questions, please contact the maintainer of the standard, <u>lorenz@px4.io</u>.

Trademark Guideline

Pixhawk is a registered trademark and is used to mark and protect the consistent use of this standard. The requirements for this are covered in this document: <u>Trademark Guideline</u>

License and Disclaimer

Copyright (c) 2020, Pixhawk Special Interests Group (SIG) of Dronecode Foundation. All rights reserved.

Redistribution and use in products, without modification, are permitted provided that the following conditions are met:

- The trademark shall only be used for compliant products and in combination with a signed adopter agreement.
- Implementations of the standard must be compliant with the full specification.
- A royalty-free, non-exclusive license is provided to adopters with a valid adopter agreement for schematics and drawings based on the standard documentation.


THIS SPECIFICATION IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE

Related Standards

• DS-009 Pixhawk Connector Standard


FMUv6C Summary

Overview



NOTE: Connectors as shown are optional

Detailed Block Diagram Reference




- Redundant IMU sensors
 - o TDK Invensense ICM-42688-P (Vibration Isolated)
 - Bosch BMI055 (Vibration Isolated)
 - iSentek IST8310 compass (Vibration Isolated)
 - TE Connectivity MS5611
 - On-IMU calibration EEPROM memory for high-accuracy sensors
- Automated sensor calibration eliminating varying signals and temperature
- Operating temperature -40 to +85°C
- FRAM memory for configuration data (SPI2)
- Extensive power monitoring
 - Two analog battery monitors
 - 5V rail monitoring
- Redundant power supply: The autopilot can be powered from up to three power sources



• Battery-backed real time clock for running security applications without GPS coverage

FMUv6C Sensors Locations





Sensor Sets

Sensor sets comprised an Main Board set of sensors and an IMU set of sensors. These are revisioned in pairs. (Rev 1, Rev 2, Rev 3, etc)

Sensor Set

Sensor Set (Rev 0 & 1)

Main Board

Name	Sensor Type		Chip Select/ 7 Bit Addr	DRDY
U1 (FRAM)	FM25V02A-G	SPI2	CS1	-NONE
U7 (BARO)	Ms5611	I2C4	0x77	-NONE

IMU Board

Name	Sensor Type	Bus	Chip Select/ 7 Bit Addr	DRDY
U1 (IMU1)	BMI055 ACCEL	SPI1	CS1	DRDY1
U1 (IMU1)	BMI055 GYRO	SPI1	CS2	DRDY2
U3 (IMU2)	ICM-42688-P	SPI1	CS3	DRDY3
U2 (MAG)	IST8310	I2C4	0x0C	-NONE
U5	EEPROM	12C4	0x51	-NONE

Full FMUv6C Pinout

The official Pinout for FMUv6C is covered in this <u>pinout sheet</u>.

		STM32H743 Signal	Usage
PA	0	TIM5_CH1	FMU_CH7
PA	1	TIM5_CH2	FMU_CH8
PA	2	ADC1_INP14	FMU_BAT2_I
PA	3	USART2_RX	FMU_USART2_RX_TEL3
PA	4	ADC1_INP18	FMU_SCALED_V5
PA	5	SPI1_SCK	FMU_SPI1_SCK_SENSOR
PA	6	SPI1_MISO	FMU_SPI1_MISO_SENSOR
PA	7	SPI1_MOSI	FMU_SPI1_MOSI_SENSOR
PA	8	TIM1_CH1	FMU_CH1
PA	9	USB_OTG_FS_VBUS	FMU_VBUS_SENSE
PA	10	USART1_RX	FMU_UART1_RX_GPS1
PA	11	USB_OTG_FS_DM	FMU_USB_DM
PA	12	USB_OTG_FS_DP	FMU_USB_DP
PA	13	SWDIO	FMU_SWDIO
PA	14	SWCLK	FMU_SWCLK
PA	15	PA15	N_BRICK1_VALID
РВ	0	TIM3_CH3	FMU_BUZZER
РВ	1	ADC1_INP5	FMU_BAT2_V
РВ	2	PB2	VDD_3V3_SENSORS_EN
РВ	3	SDMMC2_D2	FMU_SDMMC2_D2
РВ	4	SDMMC2_D3	FMU_SDMMC2_D3
РВ	5	CAN2_RX	FMU_CAN2_RX
РВ	6	USART1_TX	FMU_USART1_TX_GPS1
РВ	7	I2C1_SDA	FMU_I2C1_SDA_GPS1_MAG_LED
РВ	8	I2C1_SCL	FMU_I2C1_SCL_GPS1_MAG_LED
РВ	9	TIM17_CH1	FMU_HEATER
РВ	10	I2C2_SCL	FMU_I2C2_SCL_GPS2_MAG_LED
РВ	11	I2C2_SDA	FMU_I2C2_SDA_GPS2_MAG_LED
РВ	12	PB12	N_BRICK2_VALID
РВ	13	CAN2_TX	FMU_CAN2_TX
РВ	14	SDMMC2_D0	FMU_SDMMC2_D0
РВ	15	SDMMC2_D1	FMU_SDMMC2_D1
PC	0	ADC3_INP10	HW_REV_SENSE
PC	1	ADC3_INP11	HW_VER_SENSE
PC	2	SPI2_MISO	FMU_SPI2_MISO_FRAM
PC	3	SPI2_MOSI	FMU_SPI2_MOSI_FRAM
PC	4	ADC1_INP4	FMU_BAT1_I
PC	5	ADC1_INP8	FMU_BAT1_V

pixlrawk

PC (6 USART6_TX	FMU_USART6_TX_TO_IO
PC :	_	FMU_USART6_RX_FROM_IO
PC 8		FMU_UART5_RTS_TEL2
PC 9	<u>-</u>	FMU_UART5_CTS_TEL2
	_	
PC 1		N_VDD_5V_HIPOWER_EN
PC 1		N_VDD_5V_HIPOWER_OC
PC 1		FMU_UART5_TX_TEL2
PC 1		FMU_SPI1_CS3_ICM42688
PC 1		FMU_SPI1_CS2_BMI055_GYRO
PC 1		FMU_SPI1_CS1_BMI055_ACC
PD (FMU_CAN1_RX
PD :	-	FMU_CAN1_TX
PD 2	-	FMU_UART5_RX_TEL2
PD 3		FMU_SPI2_SCK_FRAM
PD 4	PD4	FMU_SPI2_CS_FRAM
PD!	5 USART2_TX	FMU_USART2_TX_TEL3
PD (6 SDMMC2_CK	FMU_SDMMC2_CK
PD :	7 SDMMC2_CMD	FMU_SDMMC2_CMD
PD 8	8 USART3_TX	FMU_USART3_TX_DEBUG
PD 9	9 USART3_RX	FMU_USART3_RX_TEBUG
PD 1	10 PD10	N_FMU_LED_RED
		_ '
PD 1		N_FMU_LED_BLUE
PD 1 PD 1	11 PD11	
	PD11 12 I2C4_SCL	N_FMU_LED_BLUE
PD 1	PD11 12 I2C4_SCL 13 I2C4_SDA	N_FMU_LED_BLUE FMU_I2C4_SCL
PD 1	PD11 12 I2C4_SCL 13 I2C4_SDA 14 TIM4_CH3	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA
PD 1 PD 1 PD 1	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5
PD 1 PD 1 PD 1 PD 1	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6
PD 1 PD 1 PD 1 PD 1 PE (PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2
PD 1 PD 1 PD 1 PD 1 PE (PE :	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2
PD 1 PD 1 PD 1 PD 1 PE (PE 2	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN
PD 1 PD 1 PD 1 PD 1 PE (PE : PE :	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN N_VDD_5V_PERIPH_OC
PD 1 PD 1 PD 1 PE (PE : PE : PE :	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN N_VDD_5V_PERIPH_OC FMU_SPI1_DRDY1_BMI055_ACC FMU_SPI1_DRDY2_BMI055_GYRO
PD 1 PD 1 PD 1 PD 1 PE 0 PE 2 PE 2 PE 4 PE 9	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN N_VDD_5V_PERIPH_OC FMU_SPI1_DRDY1_BMI055_ACC
PD 1 PD 1 PD 1 PE (PE 2 PE 2 PE 4 PE 9	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN N_VDD_5V_PERIPH_OC FMU_SPI1_DRDY1_BMI055_ACC FMU_SPI1_DRDY2_BMI055_GYRO FMU_SPI1_DRDY3_ICM42688 FMU_UART7_RX_TEL1
PD 1 PD 1 PD 1 PD 1 PE (PE 2 PE 2 PE 4 PE (PE 1	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN N_VDD_5V_PERIPH_OC FMU_SPI1_DRDY1_BMI055_ACC FMU_SPI1_DRDY3_ICM42688
PD 1 PD 1 PD 1 PE (PE 2 PE 4 PE 4 PE 6 PE 7 PE 6	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN N_VDD_5V_PERIPH_OC FMU_SPI1_DRDY1_BMI055_ACC FMU_SPI1_DRDY2_BMI055_GYRO FMU_SPI1_DRDY3_ICM42688 FMU_UART7_RX_TEL1 FMU_UART7_TX_TEL1 FMU_UART7_RTS_TEL1
PD 1 PD 1 PD 1 PD 1 PE (PE 2 PE 2 PE 3 PE 4 PE 3 PE 4 PE 5 PE 6 PE 5 PE 6 PE 7 PE 1	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN N_VDD_5V_PERIPH_OC FMU_SPI1_DRDY1_BMI055_ACC FMU_SPI1_DRDY2_BMI055_GYRO FMU_SPI1_DRDY3_ICM42688 FMU_UART7_RX_TEL1 FMU_UART7_TX_TEL1 FMU_UART7_TS_TEL1 FMU_UART7_CTS_TEL1
PD 1 PD 1 PD 1 PD 1 PE 0	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN N_VDD_5V_PERIPH_OC FMU_SPI1_DRDY1_BMI055_ACC FMU_SPI1_DRDY2_BMI055_GYRO FMU_SPI1_DRDY3_ICM42688 FMU_UART7_RX_TEL1 FMU_UART7_TX_TEL1 FMU_UART7_CTS_TEL1 FMU_UART7_CTS_TEL1 FMU_UART7_CTS_TEL1 FMU_CH2
PD 1 PD 1 PD 1 PD 1 PE (PE 2 PE 3 PE 4 PE 5 PE 6 PE 1 PE 1 PE 1	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN N_VDD_5V_PERIPH_OC FMU_SPI1_DRDY1_BMI055_ACC FMU_SPI1_DRDY2_BMI055_GYRO FMU_SPI1_DRDY3_ICM42688 FMU_UART7_RX_TEL1 FMU_UART7_TX_TEL1 FMU_UART7_TX_TEL1 FMU_UART7_CTS_TEL1 FMU_UART7_CTS_TEL1 FMU_CH2 HW_VER_REV_DRIVE
PD 1 PD 1 PD 1 PD 1 PE (PE 3 PE 4 PE 5 PE 6 PE 7 PE 1 PE 1 PE 1	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN N_VDD_5V_PERIPH_OC FMU_SPI1_DRDY1_BMI055_ACC FMU_SPI1_DRDY2_BMI055_GYRO FMU_SPI1_DRDY3_ICM42688 FMU_UART7_RX_TEL1 FMU_UART7_TX_TEL1 FMU_UART7_CTS_TEL1 FMU_UART7_CTS_TEL1 FMU_CH2 HW_VER_REV_DRIVE FMU_CH3
PD 1 PD 1 PD 1 PD 1 PE (PE 2 PE 3 PE 4 PE 5 PE 6 PE 1 PE 1 PE 1	PD11 12	N_FMU_LED_BLUE FMU_I2C4_SCL FMU_I2C4_SDA FMU_CH5 FMU_CH6 FMU_UART8_RX_GPS2 FMU_UART8_TX_GPS2 N_VDD_5V_PERIPH_EN N_VDD_5V_PERIPH_OC FMU_SPI1_DRDY1_BMI055_ACC FMU_SPI1_DRDY2_BMI055_GYRO FMU_SPI1_DRDY3_ICM42688 FMU_UART7_RX_TEL1 FMU_UART7_TX_TEL1 FMU_UART7_TX_TEL1 FMU_UART7_CTS_TEL1 FMU_UART7_CTS_TEL1 FMU_CH2 HW_VER_REV_DRIVE