



User Guide GD5695

## 742 Quick Start Guide

First Connection and Acquisition with 742 series

Rev. 0 - January 5th, 2017

## Purpose of this Guide

This guide wants to provide instructions for the first installation, connection, and acquisition with a x742 digitizer series. The software used in this guide is CAEN Wavedump, which can be used as a starting point for a custom acquisition software.

## Change Document Record

Date	Revision	Changes
January 5 <sup>th</sup> , 2017	00	Initial release

## Symbols, abbreviated terms and notation

ADC	Analog-to-Digital Converter
AMC	ADC & Memory Controller
DAQ	Data Acquisition
DPP	Digital Pulse Processing
MCA	Multi-Channel Analyzer
OS	Operating System
PC	Personal Computer
PMT	Photo Multiplier Tube
QDC	Charge-to-Digital Converter
ROC	ReadOut Controller
TDC	Time-to-Digital Converter
USB	Universal Serial Bus

## Reference Documents

[RD1]	CAEN Technical Information Manual. <i>Mod. V1742</i> .
[RD2]	UM2091 - CAEN WaveDump User Manual
[RD3]	UM1935 - CAENDigitizer User & Reference Manual
[RD4]	UM5698 – 742 Raw Waveform Registers Description
[RD5]	V1718 & VX1718 User Manual
[RD6]	V2718 & VX2718 User Manual
[RD7]	UM1934 - CAENComm User & Reference Manual
[RD8]	GD2783 - First Installation Guide to Desktop Digitizers & MCA

All documents can be downloaded from: <http://www.caen.it/csite/LibrarySearch.jsp>

---

CAEN S.p.A.  
Via Vetraia, 11 55049 Viareggio (LU) - ITALY  
Tel. +39.0584.388.398 Fax +39.0584.388.959  
info@caen.it  
www.caen.it

© CAEN SpA – 2017

**Disclaimer**

No part of this manual may be reproduced in any form or by any means, electronic, mechanical, recording, or otherwise, without the prior written permission of CAEN SpA.

The information contained herein has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. CAEN SpA reserves the right to modify its products specifications without giving any notice; for up to date information please visit [www.caen.it](http://www.caen.it).

**MADE IN ITALY:** We stress the fact that all the boards are made in Italy because in this globalized world, where getting the lowest possible price for products sometimes translates into poor pay and working conditions for the people who make them, at least you know that who made your board was reasonably paid and worked in a safe environment. (this obviously applies only to the boards marked "MADE IN ITALY", we cannot attest to the manufacturing process of "third party" boards).



# Index

Purpose of this Guide .....	2
Change Document Record .....	2
Symbols, abbreviated terms and notation .....	2
Reference Documents .....	2
<b>Index.....</b>	<b>4</b>
<b>List of Figures .....</b>	<b>4</b>
<b>List of Tables .....</b>	<b>4</b>
<b>1. Introduction .....</b>	<b>5</b>
<b>2. Getting Started.....</b>	<b>7</b>
Scope of the chapter .....	7
System Overview .....	7
Hardware Setup .....	7
Drivers and Software .....	8
Firmware.....	10
Practical Use .....	11
How to make an acquisition with fast trigger TRn .....	11
How to make an acquisition with TRG-IN .....	14
How to make an acquisition with Self-Trigger .....	15
WaveDump specific functions for 742.....	18
CORRECTION_LEVEL <CORR_MASK> <CUST_TABLE_MASK> <FILENAME1> <FILENAME2> ... ..	18
DRS4_FREQUENCY option .....	19
RECORD_LENGTH Ns .....	19
FAST_TRIGGER option .....	19
ENABLED_FAST_TRIGGER_DIGITIZING option .....	19
GRP_CH_DC_OFFSET dc_0, dc_1, dc_2, dc_3, dc_4, dc_5, dc_6, dc_7 .....	19
POST_TRIGGER value .....	19
[TR0], [TR1] .....	19
DC_OFFSET value .....	20
TRIGGER_THRESHOLD value .....	20
Corrections for 742 .....	20
<b>3. Technical support .....</b>	<b>21</b>

## List of Figures

Fig. 1.1: Trigger management in the 742 series.....	5
Fig. 2.1: System components.....	7
Fig. 2.2: The hardware setup .....	7
Fig. 2.3: Subfolders structure of WaveDump main directory .....	9
Fig. 2.4: CAENUpgrader settings for USB connection to DT5742.....	10
Fig. 2.5: Trigger on TR0. The signal on TR0 is also digitized and it can be used for an accurate measurement of time differences. ....	12
Fig. 2.6: WaveDump command interface showing the Readout Rate and the Trigger Rate. ....	13
Fig. 2.7: Trigger on TRG-IN. The input on CH0 is shown in the waveform plot.....	14
Fig. 2.8: Diagram showing the “Transparent Mode” functioning. The analog input is both sampled by the DRS4 capacitors (analog sampling) and sampled by the ADC (digital sampling) at a smaller rate. The output stage is distorted with respect to the Output mode. ....	15
Fig. 2.9: Diagram showing the “Output Mode” functioning. The DRS4 capacitors release their capacitance at a frequency controlled by the FPGA (readout frequency), and the analog value is converted by the ADC. The output stage is correctly differential. ....	15

## List of Tables

Tab. 2.1: Examples of DC Offset and Trigger Threshold (in hexadecimal / decimal) for typical signals on TRn connector. Values are valid for mezzanine PCB revision $\geq 1$ . ....	11
Tab. 2.2: Examples of DC Offset and Trigger Threshold (in hexadecimal / decimal) for typical signals on TRn connector. Values are valid for mezzanine PCB revision 0. ....	11

# 1. Introduction

This Guide provides simple instructions for those who are dealing with a x742 digitizer [RD1] for the first time.

The board functioning is based on the Switched Capacitor DRS4 chip<sup>1</sup>. The chip samples the input into 1024 analog memory cells (capacitors) written in circular buffers at high frequency (up to 5 GHz). The analog to digital conversion is not simultaneous with the sampling phase, and it starts as soon as the trigger condition is met. The trigger stops the DRS4 chip sampling (holding phase) and makes the cell content available for the ADC (see Fig. 1.1).




Fig. 1.1: Trigger management in the 742 series

This functioning has two major consequences:

1. there is an unavoidable dead-time when the DRS4 chip stops its acquisition and the ADC converts the capacitances, which corresponds to 110  $\mu$ s in case only the analog inputs are digitized, and 181  $\mu$ s in case also TRn are digitized.
2. the acquisition window is fixed to 1024 samples, that in case of 5 GHz corresponds to a maximum of about 200 ns. Options 512, 256, and 136 can be selected by software to reduce the amount of data to be transferred, but all the 1024 cells are converted anyway (no dead-time reduction).

Moreover, the trigger processing introduces a latency between the trigger arrival and the DRS4 holding phase that varies according to the trigger source. The user must consider it when choosing the trigger source for its setup and the type of signal. Four possible trigger sources are available:

1. **Software Trigger** (common to all enabled groups). The trigger is issued through a software write on the relevant FPGA register. This mode is mainly used for debugging purposes.
2. **External Trigger** (trigger on TRG-IN connector, common to all enabled groups). The TRG-IN connector accepts NIM and TTL input logic, which can be programmed via software. The TRG-IN signal is first processed by the mother board with a clock of about 58 MHz, and sent to the DRS4 to stop its acquisition with a latency of about

<sup>1</sup> Designed at Paul Scherrer Institute, PSI. Detailed documentation of the DRS4 chip is available at <http://drs.web.psi.ch/>

115 ns and a jitter of about 17 ns<sup>2</sup>. The latency of the external trigger makes this mode difficult to use at 5 GHz, where the maximum acquisition window is about 200 ns.

3. **Fast (Low Latency) Local Trigger** (trigger on TR0 and TR1 connectors, common to couples of groups<sup>3</sup>). The TRn connector accepts signals with maximum amplitude of 2 Vpp in case of Mezzanine PCB revision  $\geq 1$  (3 Vpp in case of Mezzanine PCB revision = 0). The signal is then attenuated to 1 Vpp to make it consistent with the DRS4 chip dynamic range. Refer to Sect. **How to make an acquisition with fast trigger TRn** and **[RD1]** for additional details.

This mode is called “Fast” or “Low Latency” since the latency from the trigger arrival and the DRS4 stop acquisition is reduced to about 42 ns with a jitter of about 8.5 ns. The signal on TRn is sent to a comparator with programmable threshold (no mother-board processing) whose output is sampled at about 117 MHz (twice the external trigger processing). When the TRn signal crosses the threshold, the acquisition of the DRS4 chip is stopped and the digitalization process starts.

This trigger mode is convenient for high precision timing measurements, since the TRn can be digitized as the other analog inputs and reported in the output data as channel number 8 of each group. The trigger can therefore be used as a time reference for the input. The DRS4 sampling period becomes the time jitter of the trigger with respect to an input of the same group, which can reach 200 ps in case of sampling at 5 GHz. The resolution in a time of flight measurement reaches up to 50 ps in case of signals and TRn in the same TRn group, and 100 ps for signals and TRn in different groups.



**Note:** TR0 (TR1) is split into the two DRS4 of the mezzanine and follows two different path (two different ADCs and two memory buffers). This might imply that the digitized samples of TRn might have small differences from one group to the other.

4. **Self-trigger** (common to couples of groups<sup>4</sup>), the acquisition is controlled by combinations in logic OR of the channel self-triggers. For each group is possible to select a mask of channels that provides a trigger whenever the input crosses the threshold.

**IMPORTANT:** Since the self-trigger is made on the samples digitized by the ADC while the acquisition of the DRS4 is running (refer to Sect. **How to make an acquisition with Self-Trigger** and **[RD1]**) and the ADC works at a frequency of about 30 MHz, the input signal must be at least greater than 30 ns.

**IMPORTANT:** The self-trigger mode introduces a latency of about 250 ns from the threshold crossing and the stop of the DRS4, and it is not possible to use this mode with DRS4 frequency equal to 5 GHz. One of the other options must be used to work with the self-trigger mode.



**Note:** Self-trigger option is available from AMC Firmware release greater or equal to 0.4.

Sect. **Practical Use** will explain in details how to configure the board to work with the three trigger modes.

Another important feature of x742 are the **corrections** to compensate the differences in the DRS4 chips **[RD1]**. These corrections are managed at software level, since the firmware on-board retrieves the raw data. There are three available corrections:

1. **Cell Index Offset** correction, which compensates the signal offset for the differences in cell amplitudes;
2. **Sample Index Offset** correction, which corrects the signal offset for a noise over the last 30 samples;
3. **Time** correction, which compensates the differences of the delay line of the chips.

The default corrections tables are provided by CAEN in the memory flash of the board. Wavedump software **[RD2]** (and the underlying CAENDigitizer library **[RD3]**) then can retrieve the tables and make the appropriate corrections. The user can leave the software automatically apply all the corrections, or decide which correction applies to which group. Sects. **WaveDump specific functions for 742** and **Corrections for 742** give more details about the 742 corrections.

<sup>2</sup> The TRG-IN latency has been reduced to 115 ns from ROC firmware revision 4.07, while for firmware revisions less than 4.07 the latency was 255 ns with a jitter of about 34 ns.

<sup>3</sup> TR0 manages the acquisition of group 0 and group 1, while TR1 manages the acquisition of group 2 and group 3 (VME form factor only).

<sup>4</sup> Channels of group 0 and group 1 manages the acquisition of the two groups simultaneously, while channels of group 2 and group 3 manages the acquisition of the other two groups simultaneously (VME form factor only).

## 2. Getting Started

### Scope of the chapter

This chapter provides an example on how to configure the 742 settings to make an acquisition with the three trigger modes described in Sect. **Introduction**.

### System Overview

The system used for the acquisition is made of the following CAEN products:

- DT5742, 16+1 Channel 12 bit 5 GS/s Switched Capacitor Digitizer.
- Default Firmware for Waveform Recording for 742 series (release 4.12\_1.01), running on the Digitizer.
- Wavedump demo software, release 3.7.4, running on the host station.




Fig. 2.1: System components

### Hardware Setup

For the example described in this chapter we make use of a pulse generator to generate two simultaneous NIM pulses, which are used as trigger (TRG-IN or TRn) and as signal (CH0). Two cables of the same length are also used.

TRG-IN connector accepts also TTL logic signals prior board programming, while TRn can accept a wide selection of signals (negative, positive, bipolar), providing that the absolute amplitude is less than 2 Vpp. **Tab. 2.1** and **Tab. 2.2** show some examples of accepted signals on TRn and the corresponding values of DC Offset and Threshold. In the example of this Quick Start Guide, we make use of a NIM signal which is suitable both as a trigger and as analog input.

The pulse frequency is set to 200 Hz, and the pulse width to 50 ns.



Fig. 2.2: The hardware setup

## Drivers and Software

To manage the 742-acquisition system, the host station needs either Windows or Linux OS. Linux users must also take care of proper installation of **gnuplot** graphical tool, as well as of **CAEN Libraries**. The latter can be downloaded from CAEN website (login required before to download).

According to the preferred way of connection to the digitizer, users must also take care of proper installation of USB or optical drivers. In this case, we are going to describe the procedure for USB connection.

### ✓ DRIVERS

- **USB 2.0** CAEN driver.



**Note:** If you're using a different communication interface (i.e. Optical Link or VME), the related driver is required.



**Note:** It is recommended to install the driver before to connect the hardware.



**Note:** Detailed installation steps of CAEN USB drivers for communicating with desktop digitizers are described for several Microsoft Windows OSs in [RD8].

#### How to install the driver (Windows)

**Download** the latest release of the **USB driver** for Windows on CAEN website in the 'Software/Firmware' area at the DT5742 page.

**Unpack** the **driver package**.

**Power on** the **Digitizer** and **plug** the **USB cable** in a USB port on your computer.

Windows will try to find drivers and, in case of failure the message "**Device driver software was not successfully installed**" is displayed and the driver needs to be installed manually:

**Go to** the system's **Device Manager** through the Control Panel and **check** for the **CAEN DT5xxx USB1.0** unknown device.

**Right click** and **select Driver software update** in the scrolling menu.

**Select** the option to **browse my computer for driver software**.

**Point to** the **driver folder** and finalize the installation.

#### How to install the driver (Linux)

**Download** the latest release of the **USB driver** for Linux on CAEN website in the 'Software/Firmware' area at the DT5742 page.

**Unpack** the **driver package** (tar -zxf CAENUSBDrvB-xxx.tgz).

**Go to** the driver **folder** (cd CAENUSBDrvB-xxx).

**Follow** the **instructions** on the **Readme.txt** file.

**Type:** make

sudo make install

**Reboot** your machine

### ✓ SOFTWARE

*For Windows users:*

CAEN provides the full installation package for WaveDump software in a **standalone version** for **Windows OS**. This version installs all the binary files required to directly use the software (i.e. no need to install the required CAEN libraries in advance).

- **Download the WaveDump installation package** compliant with your OS from CAEN website under the 'Download' area at the WaveDump page (**login required**):

*Home / Products / Firmware/Software / Digitizer Software / Readout Software / CAEN WaveDump*

- **Extract** the **files** to your host.
- **Complete** the **installation wizard**.



WaveDump is then installed under the folder:

`C:\Program Files\CAEN\Digitizers\WaveDump\`




Fig. 2.3: Subfolders structure of WaveDump main directory

The “*bin*” subfolder contains the executable file (WaveDump.exe), the configuration file (WaveDumpConfig.txt).



**Note: Administrator rights** are required to modify the *configuration file* of WaveDump under the “*Program Files*” folder. To modify the file and use the software without the administrator rights, copy the entire “*bin*” folder under another location, as for example the “*Documents*” folder.

Under the “*build*” folder there is the Visual Studio project, while in the “*inc*” and “*src*” folders there are the header and the source code of the WaveDump, respectively.

*For Linux users:*

Linux users must also take care of proper installation of **gnuplot** graphical tool, as well as of the **CAEN Libraries**: CAENVMElib, CAENComm, CAENDigitizer. The latter can be downloaded from CAEN website (**login required**). **Installation instructions** can be found in the **README file** inside each library folder.

- **Download** the WaveDump installation package for Linux on CAEN website in the ‘Download’ area at the WaveDump software page (**login is required**):

*Home / Products / Firmware/Software / Digitizer Software / Readout Software / CAEN WaveDump*

- **Unpack** the **installation package** (`tar -zxf <WaveDump-x.y.z.tar.gz`).
- **Follow** the instruction on the **INSTALL** file

**Type:** `./configure`

`make`

`sudo make install`

**Launch** the software typing **wavedump**

The default configuration file location is:

`/etc/wavedump/WaveDumpConfig.txt`



**Note: Administrator rights** are required to modify the *configuration file* of the WaveDump software under the “*/etc/wavedump*” folder.

Alternatively the user can modify the WaveDumpConfig.txt file that is under the path:

`~/wavedump/Setup/Linux/WaveDumpConfig.txt`

and launch the software typing **wavedump** and the **path** of the configuration file.

## Firmware

The firmware upgrade is an advanced feature that can be performed only in case the user wants to upgrade the current firmware to a new version. The .cfa file format checks for the board model to ensure that the firmware upgrade is made on the correct board.

✓ **How to install the firmware**

**Download** the **Default Firmware** for Waveform Recording for 742 series on CAEN website in the 'Download' area at the DT5742 page.

**Download** the **CAENUpgrader** software to upload the firmware on your board. The program full installation package for Windows OS is available on CAEN website in the 'Download' area at the CAENUpgrader page.

**Unpack** the **installation package**, **launch** the **setup file** and **complete** the **Installation wizard**.

**Run** the **CAENUpgrader GUI** by one of the following options:

- The **desktop icon** for the program
- The **Quick Launch icon** for the program
- The **.jar file** in the **bin** folder from the installation path on your host

**Select** 'Upgrade Firmware' in the 'Available actions' scroll box menu of the 'Board Upgrade' tab.

**Select** the **model** of your board in the 'Board Model' scroll box menu.

**Enter** the **.cfa** file in the 'Firmware binary file' text box by the 'Browse' button.


**Set** 'USB' in the 'Connection Type' scroll box menu.

**Set** '0' as 'Link number' setting.

**Check** 'Standard Page' in the 'Config Options'.

**Press** the 'Upgrade' button to perform the upload; after few seconds, a pop up message will inform you about the successful upgrade.

**Power cycle** the **board**.



**Fig. 2.4:** CAENUpgrader settings for USB connection to DT5742.

## Practical Use

### How to make an acquisition with fast trigger TRn

As described in Sect. **Hardware Setup**, we used two simultaneous NIM signals on CH0 and TR0. It is also possible to split the same NIM signal, since the TRn accepts a wide range of signals providing that the maximum amplitude is not higher than 2 Vpp for mezzanine PCB revision  $\geq 1$ , and 3 Vpp for PCB revision 0.



**Note:** To check the PCB revision number, read bit[9] of register 0x1n88 [RD4].

**IMPORTANT:** The TRn input is attenuated by a factor of 2 (PCB revision  $\geq 1$ ), or 3 (PCB revision 0) to make it compliant with the 1 Vpp dynamics of the DRS4 chip. For signals higher than 2 Vpp (3 Vpp) it is recommended to use an external attenuator.

Since the TRn acts as an input signal, it is possible to adjust its baseline position (i.e. the 0 Volt) to cover the full scale. This permits the use of several types of signals, bi-polar, negative, and positive. A list of accepted signals is reported in **Tab. 2.1** and **Tab. 2.2**. The TRn signal is then sent to a comparator that compares the TRn to the Trigger Threshold. When TRn crosses the threshold the trigger is issued.

TRn DC Offset and TRn Trigger Threshold can be modified at the end of the WaveDump configuration file (refer to Sect. **Drivers and Software**). The modification of the DC Offset implies the modification of the Threshold as well.

Tables **Tab. 2.1** and **Tab. 2.2** report few examples of DC Offset and Threshold values (hexadecimal / decimal) for typical signals that can be fed into the TRn connector. The reported Threshold values allow the user to trigger at half of the signal height.

Mezzanine PCB Rev. $\geq 1$	
ECL signal on TRn	TRn DC Offset = 0x55A0 / 21920 TRn Threshold = 0x6666 / 26214
NIM signal on TRn	TRn DC Offset = 0x8000 / 32768 TRn Threshold = 0x51C6 / 20934
Negative signal on TRn: $V = 0 \div -400\text{mV}$	TRn DC Offset = 0x8000 / 32768 TRn Threshold = 0x5C16 / 23574
Negative signal on TRn: $V = 0 \div -200\text{mV}$	TRn DC Offset = 0x8000 / 32768 TRn Threshold = 0x613E / 24894
Bipolar signal on TRn	TRn DC Offset = 0x8000 / 32768 TRn Threshold = 0x6666 / 26214
TTL on TRn or Positive signal on TRn: $V = 0 \div \geq 2\text{V}$	TRn DC Offset = 0xA800 / 43008 TRn Threshold = 0x6666 / 26214
Positive on TRn: $V = 0 \div 2\text{V}$	TRn DC Offset = 0x91A7 / 37287 TRn Threshold = 0x6666 / 26214

**Tab. 2.1:** Examples of DC Offset and Trigger Threshold (in hexadecimal / decimal) for typical signals on TRn connector. Values are valid for mezzanine PCB revision  $\geq 1$ .

Mezzanine PCB Rev.0	
NIM signal on TRn	TRn DC Offset = 0x1000 / 4096 TRn Threshold = 0x717D / 29053
Negative signal on TRn: $V = 0 \div -400\text{mV}$	TRn DC Offset = 0x1000 / 4096 TRn Threshold = 0x6E72 / 28274
Bipolar signal on TRn	TRn DC Offset = 0x1000 / 4096 TRn Threshold = 0x6C80 / 27776
TTL on TRn or Positive signal on TRn: $V = 0 \div \geq 2\text{V}$	TRn DC Offset = 0x4000 / 16384 TRn Threshold = 0x7158 / 29016

**Tab. 2.2:** Examples of DC Offset and Trigger Threshold (in hexadecimal / decimal) for typical signals on TRn connector. Values are valid for mezzanine PCB revision 0.

In case of PCB rev.  $\geq 1$  and NIM signal, write in the WaveDump config file (end of the file):

```
[TR0]
DC_OFFSET          32768
TRIGGER_THRESHOLD   20934
```

In case the NIM signal is split into CH0 and TR0, use settings “Negative signal on TRn:  $V = 0 \div -400mV$ ”.

Finally adjust the DC offset of channel 0. It is possible to modify the field DC\_OFFSET to adjust the DC Offset of all channels of group 0, or to set the field GRP\_CH\_DC\_OFFSET to modify the DC Offset of each channel independently. Here the settings in the WaveDump config file.

Option 1 -> modify the DC Offset of CH0 only

```
[0]
ENABLE_INPUT        YES
#DC_OFFSET           0
GRP_CH_DC_OFFSET     -12,0,0,0,0,0,0,0
```

Option 2 -> modify the DC Offset of all channels of group 0

```
[0]
ENABLE_INPUT        YES
DC_OFFSET            -12
#GRP_CH_DC_OFFSET    0,0,0,0,0,0,0,0
```

Verify that TRn is used to acquire and possibly to be digitized.

```
# FAST_TRIGGER: ...
FAST_TRIGGER         ACQUISITION_ONLY
```


```
# FAST_TRIGGER_DIGITIZING: ...
ENABLED_FAST_TRIGGER_DIGITIZING    YES
```

Leave the other settings of WaveDump as they are by default,



**Note:** In this example, we left the Post Trigger setting at its default value = 20%. In real cases, customers might take advantage to set it to 0 since the post trigger adds an additional latency to the fast trigger.


Start the acquisition and the board should start triggering based on the TR0. Here how the waveform plot should appear.



**Fig. 2.5:** Trigger on TR0. The signal on TR0 is also digitized and it can be used for an accurate measurement of time differences.

The two signals are superimposed as expected. The board is triggering on the falling edge of the TR0 signal, the post trigger is set to 20 % of the record length (+ about 42 ns of delay and about 8.5 ns of jitter). The DRS4 sampling is 5 GHz and the record length is equal to 1024 samples, i.e. 204 ns of record length.

From the WaveDump command line we can check that the trigger rate correctly reports 200 Hz, as we set 200 Hz of pulse frequency.



```

D:\Documents\WaveDump_3.7.3\bin\WaveDump.exe
*****
***** Wave Dump 3.7.3 20160510 *****
*****
Opening Configuration File WaveDumpConfig.txt
Connected to CAEN Digitizer Model DT5742
ROC FPGA Release is 04.12 - Build 0821
AMC FPGA Release is 01.01 - Build 0921

ADC Calibration not needed for this board family.
[s] start/stop the acquisition, [q] quit, [SPACE] help
Acquisition started
Reading at 0.01 MB/s (Trg Rate: 0.26 Hz)
Reading at 5.27 MB/s (Trg Rate: 199.80 Hz)
Reading at 5.27 MB/s (Trg Rate: 199.80 Hz)
Reading at 5.27 MB/s (Trg Rate: 199.80 Hz)
Reading at 5.27 MB/s (Trg Rate: 199.80 Hz)
Reading at 5.30 MB/s (Trg Rate: 200.80 Hz)


```

**Fig. 2.6:** WaveDump command interface showing the Readout Rate and the Trigger Rate.

## How to make an acquisition with TRG-IN

Sending a trigger in the TRG-IN connector will make all channels of the board trigger at the same time. As explained in Sect. **Introduction**, the major difference in using the TRG-IN vs TRn is the latency between the time the signal is processed and the stop of the DRS4 chip. In case of TRG-IN, this delay is about 115 ns (+17 ns of jitter).

To exploit the TRG-IN functioning, just move the signal from TRn to the TRG-IN connector and leave the WaveDump settings as in the previous example. The waveform plot will then appear as follows. The CH0 signal appears in advance with respect to the previous configuration, while the trigger has a relative delay of about 72 ns.



**Fig. 2.7:** Trigger on TRG-IN. The input on CH0 is shown in the waveform plot.


## How to make an acquisition with Self-Trigger

An additional trigger mode is available from mezzanine firmware revision 0.4, where each channel can self-trigger on its own input – leading edge discrimination – and combinations in logic OR of the self-triggers enable the groups to acquire at the same time. In particular, channels of group 0 and channels of group 1 control the acquisition of the two groups simultaneously, while channels of group 2 and channels of group 3 control the acquisition of the other two groups simultaneously. Refer to register 0x1nA8 [RD4] for more details.

The DRS4 chip has two operating modes: “Transparent” and “Output”. In Transparent mode (see Fig. 2.8), the input pulse is both sampled by the DRS4 capacitors (analog sampling) at high frequency, and made available at the output for the ADC digital sampling at a smaller rate, about 30 MHz. In transparent mode, the output stage is not a pure differential, since it has an offset and it is attenuated with respect to the signal properly stored on capacity. Transparent mode is the standard operating mode of the DRS4 chip, which continuously samples the input.


In Output mode (see Fig. 2.9), the input is no longer sampled and the capacitors hold the acquired samples and send them one at a time to the ADC at a frequency controlled by the FPGA (readout frequency). The Output mode starts when a trigger condition is met (see Fig. 1.1). Samples in Output mode are those available in the readout for the user and they are correctly shaped.

### Transparent Mode



**Fig. 2.8:** Diagram showing the “Transparent Mode” functioning. The analog input is both sampled by the DRS4 capacitors (analog sampling) and sampled by the ADC (digital sampling) at a smaller rate. The output stage is distorted with respect to the Output mode.

### Output Mode



**Fig. 2.9:** Diagram showing the “Output Mode” functioning. The DRS4 capacitors release their capacitance at a frequency controlled by the FPGA (readout frequency), and the analog value is converted by the ADC. The output stage is correctly differential.

Since the Self-Trigger Logic inside the FPGA reads data from the ADC while the DRS4 chip works in Transparent mode, the Trigger Threshold has to be referred to the values read in Transparent mode itself, rather to the values reported in Output mode.

To correctly set the threshold value, it is first required to make an acquisition in Transparent mode to visualize the waveform as sampled by the ADC.

Considering that the ADC frequency is about 30 MHz, it is important that the input can be sampled by the ADC itself. In particular, the pulse width should be greater than 30 ns, and the input frequency should be high enough to visualize some pulses. We therefore increased the input frequency up to 200 KHz.

The procedure of reading from the ADC and processing data by the FPGA introduces a latency of about 250 ns to stop the chip. This mode is therefore not compliant with the DRS4 frequency = 5 GHz. Select one of the other option to use the self-trigger mode.

The steps to enable the self-trigger mode are listed below:

1. Enable the "Transparent Mode" writing bit[13] = 1 of register 0x8000, i.e. write 0x2000 with bit mask = 0x2000. In the Wavedump config file, under the section WRITE\_REGISTER:

```
# WRITE_REGISTER: generic write register access.
WRITE_REGISTER 8000 2000 2000
```




**Note:** Any time the config file is modified, save the file, close WaveDump and open it again to reload the configuration.


2. Feed the input pulse with 200 KHz of frequency into the CH0 connector;
3. Enable the continuous software trigger by pressing "T" in the WaveDump command line;
4. Start the acquisition. The following plot should appear:



**Note:** Corrections are not applied in Transparent mode. Consider also that the time scale in the plot is not correct, since it is not referred to the DRS4 chip frequency.



5. Stop the acquisition and make a zoom of one pulse to check a valid threshold value. In this case, we choose 2500 LSB counts.





6. Modify the WaveDump configuration file to set the Threshold value of channel 0 through register 0x01n80, i.e. write 0x9C4 at 0x1080, with bit mask 0xFFFF.

```
WRITE_REGISTER 1080 9C4 FFFF
```

7. In the WaveDump config file, disable the Transparent mode by commenting (or removing) the corresponding line.
8. In the WaveDump config file, enable channel 0 to generate a self-trigger through register 0x1nA0, i.e. write 0x1 at 0x10A8, with bit mask 0xF

```
WRITE_REGISTER 10A8 1 F
```

To summarize, settings are now:

```
# WRITE_REGISTER: generic write register access.
#WRITE_REGISTER 8000 2000 2000
WRITE_REGISTER 1080 9C4 FFFF
WRITE_REGISTER 10A8 1 F
```

Before starting the acquisition remember to:

1. Set back the pulse frequency to 200 Hz to avoid dead time in the acquisition;
2. Disable the SW Trigger if still enabled;
3. Option DRS4 frequency = 5 GHz is not suitable for the self-trigger mode. Enable one of the other possible frequency, as for example the 2.5 GHz:

```
DRS4_FREQUENCY 1
```

## WaveDump specific functions for 742

Here follows the list of WaveDump setting for 742:

**CORRECTION\_LEVEL** <CORR\_MASK> <CUST\_TABLE\_MASK> <FILENAME1> <FILENAME2>  
 . . .

This command allows to apply the data correction (742 digitizer family only). There are three types of corrections: cell offset, index sampling, and time correction (see [RD1]). The three correction files are available on each digitizer flash and they can be automatically applied during the event decode. The user can also use his/her custom correction files. Custom files should have the following name structure:

- BaseInputFileName + "\_cell.txt" for the cell offset corrections
- BaseInputFileName + "\_nsample.txt" for the index sampling correction
- BaseInputFileName + "\_time.txt" for the time correction

CORR\_MASK (correction mask) allows to select the combination of corrections to be applied. Options are:

- CORR\_MASK = AUTO the three corrections are automatically read and applied to the event (this is the default configuration). The following fields must be blank.
- CORR\_MASK corresponds to a 3-bit number, where bit[0] corresponds to the cell offset correction, bit[1] to the index sampling correction, and bit[2] to the time correction. For example: if you want to apply only the first and the third correction, CORR\_MASK = 5, etc.

CUST\_TABLE\_MASK identifies the groups to which the corrections are applied.

This field must be filled only when CORR\_MASK value is different from AUTO. Options are:

- CUST\_TABLE\_MASK = AUTO: the corrections specified in CORR\_MASK are applied to all groups.
- CUST\_TABLE\_MASK corresponds to a 4-bit number, where  $n$  bit corresponds to the  $n$  group to be enabled for corrections. For example, if you want to set the corrections for groups 0, 2 and 3, CUST\_TABLE\_MASK = 13, etc.

When CUST\_TABLE\_MASK is different from AUTO the user must specify the file name to be used for each group of interest.

FILENAME1, FILENAME2, ... corresponds to the BaseInputFileName of the correction files to be used for the group enabled by the CUST\_TABLE\_MASK value.

EXAMPLES:

1. Use of the default configuration. The software automatically reads the three correction files from the digitizer flash and applies them to the events.

```
CONFIGURATION_LEVEL AUTO
```

2. Only some of the corrections are enabled and applied to all groups. For example you can apply the cell offset and the time corrections.

```
CONFIGURATION_LEVEL 5 AUTO
```

Analogously it is possible to disable all corrections.

```
CONFIGURATION_LEVEL 0 AUTO
```

3. Different corrections are applied to different groups. The specific file name for each group must be specified. For example, if you want to apply the cell offset and time corrections to group 0, 1 and 2 (VME form factor) you should write:

```
CONFIGURATION_LEVEL 5 7 FILE_GR0 FILE_GR1 FILE_GR2
```

Where "FILE\_GRn" is the "BaseInputFileName" for group  $n$ . All files must be available in the working folder of WaveDump, otherwise the full path must be specified.

### DRS4\_FREQUENCY option

Set the DRS4 chip frequency (742 digitizer family only).

option can be:

0: 5 GHz (default value);

1: 2.5 GHz;

2: 1 GHz.

3: 750 MHz



**Note:** Option 3 (750 MHz) requires a 742 AMC firmware release 1.00 or higher. Furthermore, the board should have the data corrections for this frequency. In case your board does not have the 750 MHz corrections, contact CAEN (see Chapter **Technical support**) for the upgrade.

### RECORD\_LENGTH Ns

Indicates the number Ns of samples to be acquired for each trigger (acquisition window).



**Note:** for 742 family, the options available are only 1024, 520, 256 and 136.

### FAST\_TRIGGER option

This command allows to use the fast trigger inputs TR0 and TR1 to trigger the data acquisition of groups 0-1, and 2-3 respectively (742 digitizer family only). option can be:

ACQUISITION\_ONLY to enable it;

DISABLED to disable it.

### ENABLED\_FAST\_TRIGGER\_DIGITIZING option

Signal from fast trigger (742 digitizer family only) can be digitized and made available for readout on the eighth channel of each group.

option can be:

YES to enable it;

NO to disable it.

### GRP\_CH\_DC\_OFFSET dc\_0, dc\_1, dc\_2, dc\_3, dc\_4, dc\_5, dc\_6, dc\_7

The GRP\_CH\_DC\_OFFSET command allows to adjust the DC\_OFFSET level for each channel of a group (742 digitizer series only).

dc\_0 .. dc\_n are float numbers that indicate the DC offset level for channel 0, ..., n of the groups. Values range from -50 to 50, where -50 corresponds to a dynamic from -3FSR/2 to -FSR/2 (maximum negative signal), 50 corresponds to a dynamics from +FSR/2 to +3FSR/2 (maximum positive signal). Default value is 0, which corresponds to a signal dynamics of -FSR / 2 to +FSR / 2 (bipolar signal).

### POST\_TRIGGER value

This command indicates the post-trigger size in percentage of the total record length. In case of x742 digitizers there is an additional delay of 42 ns on TRn, and 115 ns on TRG-IN, which is added to the post-trigger.

value is an integer value ranging from 0 to 100.

### [TR0], [TR1]

Adjust the DC\_OFFSET and TRIGGER\_THRESHOLD for the TR0 and TR1 signals.

### DC\_OFFSET value

Set the DC\_OFFSET level of the Fast Trigger channel.

value ranges from 0 to 65535, where 0 corresponds to a signal dynamics from -FSR to 0 (completely negative signal), and 65535 corresponds to a signal dynamics from 0 to FSR (completely positive signal).

### TRIGGER\_THRESHOLD value

Set the TRIGGER\_THRESHOLD for the comparison level of the Fast Trigger channel.

value ranges from 0 to 65535.

Refer to **Tab. 2.1** and **Tab. 2.2** for examples of possible values of DC\_OFFSET and TRIGGER\_THRESHOLD.

## Corrections for 742

To compensate the unavoidable differences in the DRS4 chips construction it is necessary to correct the raw data. Corrections are not directly applied in the FPGA, and they must be implemented either run-time or off-line.

For run-time corrections, the user can take advantage of the CORRECTION\_LEVEL function of WaveDump (see **CORRECTION\_LEVEL** <CORR\_MASK> <CUST\_TABLE\_MASK> <FILENAME1> <FILENAME2> ... paragraph), which allows the user to select either automatic corrections, or select which correction is applied to which group.

If the user wants to apply its own corrections, he/she can use the CAENDigitizer function `GetCorrectionTable` [RD3] to retrieve the default correction files from the board and modify them with his/her own values.

The list of CAENDigitizer functions to be used on-line are:

- **LoadDRS4CorrectionData**, loads the correction parameters stored on board. The correction parameters to load depend on the operating sampling frequency.
- **DecodeEvent**, decode the event and apply the correction to data if **LoadDRS4CorrectionData** has been previously called
- **Enable/Disable DRS4Correction**, enables/disables the data correction in the x742 series. When enabled, the data correction through the **DecodeEvent** function only applies if **LoadDRS4CorrectionData** has been previously called, otherwise the **DecodeEvent** runs the same, but data will be provided out not compensated
- **GetCorrectionTables**, reads the correction tables from the x742 digitizer flash memory, related to the selected sampling frequency, and fills in a structure with the read values. In this way, the stored correction table become available for the user.

Finally, it is also possible to save the raw data and apply the corrections off-line. An example code is available in the CAENDigitizer library. To access the code, download and install the CAENDigitizer library (the prior installation of CAENVMELib [RD5], [RD6] and CAENComm library [RD7] are required) and include the examples in the installation. Then access to the subfolder called "x742\_DataCorrection".

C:\Program Files\CAEN\Digitizers\Library\Samples\x742\_DataCorrection

Here the list of CAENDigitizer functions [RD3] to be used off-line.

- **LoadCorrectionTables**, loads the correction tables stored onto the board into a user defined structure.
- **ApplyDataCorrection**, applies the desired correction data (configured through a mask) to the raw data acquired by the user.
- **GetNumEvents**, gets the current number of events stored in the acquisition buffer.,
- **GetEventPtr**, retrieves the event pointer of a specified event in the acquisition buffer.
- **X742\_DecompileEvent**, decodes a specified event stored in the acquisition buffer writing data in Evt memory.

## 3. Technical support

CAEN makes available the technical support of its specialists at the e-mail addresses below:

[support.nuclear@caen.it](mailto:support.nuclear@caen.it)  
(for questions about the hardware)

[support.computing@caen.it](mailto:support.computing@caen.it)  
(for questions about software and libraries)



CAEN SpA is acknowledged as the only company in the world providing a complete range of High/Low Voltage Power Supply systems and Front-End/Data Acquisition modules which meet IEEE Standards for Nuclear and Particle Physics. Extensive Research and Development capabilities have allowed CAEN SpA to play an important, long term role in this field. Our activities have always been at the forefront of technology, thanks to years of intensive collaborations with the most important Research Centres of the world. Our products appeal to a wide range of customers including engineers, scientists and technical professionals who all trust them to help achieve their goals faster and more effectively.

**CAEN S.p.A.**

Via Vetraria, 11  
55049 Viareggio  
Italy  
Tel. +39.0584.388.398  
Fax +39.0584.388.959  
info@caen.it  
www.caen.it

**CAEN GmbH**

Klingenstraße 108  
D-42651 Solingen  
Germany  
Phone +49 (0)212 254 4077  
Fax +49 (0)212 25 44079  
Mobile +49 (0)151 16 548 484  
info@caen-de.com  
www.caen-de.com

**CAEN Technologies, Inc.**

1140 Bay Street - Suite 2 C  
Staten Island, NY 10305  
USA  
Tel. +1.718.981.0401  
Fax +1.718.556.9185  
info@caentechnologies.com  
www.caentechnologies.com