#### 1. Introduction

VHDL supports 3 kinds of modelling styles: dataflow, structural and behavioural. Dataflow and structural modelling style is leveraged for combinatorial circuits while behavioural modelling is used for both combinatorial and sequential. This lab aims to construct a digital 2 to 1 mux using all 3 modelling techniques to observe its feasibility when scaled to a 2 bit, 2 to 1 mux.

## 2. 2 bit, 2 to 1 mux




Figure 2.1: 2 to 1 mux logic gate (left), 2 bit 2 to 1 mux logic gate (right)

The purpose of a 2 to 1 mux is to allow a toggle to be implemented between 2 logic inputs. Hence allowing for decisions to be made; if **s** is equal to 0, the output would be **x**, whereas if **s** is equal to 1, the output would be **y**. Additionally, a 2 bit version of a 2 to 1 mux can be scaled as indicated in figure 2.1.

## 3. Dataflow modelling design

Dataflow modelling of 2 to 1 mux	Assigning inputs and outputs to physical ports of the FPGA	Schematic of the 2 to 1 mux
42 architecture Behavioral of gates is  43 signal sbar : STD_LOGIC; 45 signal x_int: STD_LOGIC; 46 signal y_int: STD_LOGIC; 47 48 49 begin 50 begin 51 52 sbar <= not s; 53 x_int <= x and sbar; 54 y_int <= y and s; 55 m <= x_int or y_int; 56 57 and Behavioral;	1 set_property PACKAGE_PIN L16 [get_ports x] 2 set_property TOSTANDARD LVCMOS33 [get_ports x] 3 set_property PACKAGE_PIN J15 [get_ports y] 4 set_property TACKAGE_PIN M13 [get_ports y] 5 set_property PACKAGE_PIN M13 [get_ports s] 6 set_property IOSTANDARD LVCMOS33 [get_ports s] 7 8 set_property PACKAGE_PIN H17 [get_ports m] 9 set_property IOSTANDARD LVCMOS33 [get_ports m]	x 0 x 14(1) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 1: Dataflow modelling of 2 to 1 mux.

Dataflow modelling style's entity is described using concurrent statements (statements which get executed at the same time) without defining the structure of the design. As shown in the first column of Table 1, the concurrent statements will be assigned to signals. Additionally, these signals will create an internal netlist inside the FPGA, routing the AND gate outputs to the OR gate inputs,

allowing concurrent execution to occur. Consequently, the inputs and outputs of the digital 2 to 1 mux will be routed to the switches and LEDs of the FPGA respectively as shown in the second column of Table 1. The circuit can be verified by the RTL schematic as shown in the 3rd column since it matches the mux logic gate in Figure 2.1.

To observe the scalability of dataflow modelling design, a 2 bit, 2 to 1 mux was programmed, routed, and verified as shown in Table 2. This process was similar to Table 1 however, additional routing and signals were required to allow for a 2 bit input.




Table 2: Dataflow modelling of 2 bit, 2 to 1 mux.

Figure 3.1: example of a dataflow modelling delay

This style of modelling typically favours simple design or as a function that is part of a structural modelling design's component. Due to the concurrent execution of this modelling style, any delays appended onto each statement (example can be seen in Figure 3.1) will be executed synchronously as shown in figure 3.2, as the delay was 3 ns, it has negligible effect on the timing of the executions.




Figure 3.1: dataflow modelling of 2 bit 2 to 1 mux; no delays (top), 3ns delay (bottom)

#### 4. Structural modelling design

Structural modelling uses dataflow modelling style and aims to construct components such as ICs or muxes. This hierarchical modelling style grants organisation when programming in VHDL as suggested in Figure 4.1. Components require declaration between the **Architecture** and the **begin section**. This will allow the components to be instantiated after the **begin section** as shown in Figure 4.2 where a 2 bit, 2 to 1 mux circuit is generated using the (and\_or\_gate).




Figure 4.1: visual example of a structurally modelled mux

```
52 begin
34 🖯 entity muxcomp is
                                                               53
35
      Port ( x : in STD LOGIC VECTOR (1 downto 0);
                                                               54
                                                                   sbar <= not s;
36
               y : in STD LOGIC VECTOR (1 downto 0);
                                                               55
37
               s : in STD LOGIC;
                                                               56 \ominus and_or_comp_1 : and_or_gate
               m : out STD LOGIC VECTOR (1 downto 0));
38
                                                               57 port map (
39 end muxcomp;
                                                               58
                                                                       bits_int => x (1 downto 0),
40
                                                               59
                                                                       s_int => s,
41 - architecture gates of muxcomp is
                                                                       o_int => m (0)
                                                               60
42
                                                               61 🖨 );
43 component and_or_gate --calling "function"
                                                               62
44
      Port (bits_int : in STD_LOGIC_VECTOR(1 downto 0);
                                                               63 \ominus and_or_comp_2 : and_or_gate
45
              s_int : in STD_LOGIC;
                                                               64 port map (
46 🖨
               o_int : out STD LOGIC);end component;
                                                               65
                                                                       bits_int => y (1 downto 0),
47
                                                               66
                                                                        s_int => s,
48
        Signal a_int : STD_LOGIC;
                                                                       o_int => m (1)
                                                               67
49
        Signal b int : STD LOGIC;
                                                               68 🖨 );
50
        Signal sbar : STD LOGIC;
                                                               69
51
                                                               70
                                                               71
                                                                     ---- 2nd half of mux
```

Figure 4.2: declaration of components between **Architecture** and **begin section** (left), instantiation of components after the **begin section**.

For organisational purposes, components can be declared within components as shown in Table 3. This versatile modelling style allows for a hierarchical approach in which the declared inputs in **entity ports** are fed into a component (and\_or\_gate) then inputs are processed via internal logic (and gates/or gates). Consequently, these are routed inside the FPGA, binding switches to inputs and LEDs to outputs. Using the RTL simulation, a schematic is produced that resembles a 2 bit, 2 to 1 mux in a hierarchical manner, as illustrated in Figure 4.3.

And or gate code	And gate	Or gate
------------------	----------	---------

```
34 🖯 entity andgate is
                                                                                                                                                                                  34 - entity orgate is
                                                                                                                                  Port ( i0 : in STD_LOGIC; i1 : in STD_LOGIC;
        Port ( bits_int : in STD LOGIC VECTOR(1 downto 0);
                                                                                                                                                                                             Port ( i0 : in STD LOGIC;
                                                                                                                                                                                  35
               s_int : in STD_LOGIC;
                                                                                                                                                                                                      il : in STD LOGIC;
                int : out STD_LOGIC);
                                                                                                                                           o : out STD LOGIC);
                                                                                                                                                                                                      o : out STD LOGIC);
                                                                   60 pand_comp_1 : andgate
                                                                                                                                                                                  38 @ end orgate;
                                                                        port map (
   i0 => bits_int(0),
40 \stackrel{\leftarrow}{\ominus} architecture Behavioral of and_or_gate is
                                                                                                                        40 - architecture Behavioral of andgate is
42 © component andgate --calling "function"
                                                                                                                                                                                  40 architecture Behavioral of orgate is
                                                                             il => s_int,
        o => a int
                                                                                                                                                                                  42
                                                                                                                                                                                         begin
     o : out STD_LOGIC);end component;
component orgate --calling "function"
Port ( i0 : in STD_LOGIC;
                                                                                                                              o <= i0 and i1;
                                                                   66
                                                                   67 and_comp_2 : andgate
                                                                                                                                                                                         o <= i0 or il:
                                                                                                                        46 end Behavioral:
               il : in STD_LOGIC;
                                                                        port map (
                                                                                                                                                                                  45
               o : out STD LOGIC); end component;
                                                                             i0 => bits_int(1),
                                                                                                                                                                                  46 end Behavioral;
                                                                             il => sbar.
                                                                             o => b int
                                                                          or_comp_1 : orgate
                                                                         port map(
  i0 => a_int,
                                                                             il => b_int,
                                                                             o => o int
                                                                   79 🖨
```

Table 3: Component structure used in Figure 4.2 to create a 2 bit, 2 to 1 mux.




Figure 4.3: RTL schematic of the 2 bit, 2 to 1 mux generated via structural modelling style.

Structural modelling style may localise bugs hence making debugging easier in the future. Additionally, scalability proves to be an advantage for structural modelling style as complex components can be synthesised with an array of logic gates which can be called into the circuit later for efficiency. Furthermore, it also allows multiple components to be made in a large scale project.

## 5. Behavioural modelling design

Behavioural modelling style is very similar to dataflow modelling, but a behavioural model allows both combinatorial and sequential circuits to be designed. As a result, behavioural modelling designs allow for conditional statements. This modelling technique can be used to create a 2 to 1 mux by assigning conditional statements to determine the output, as shown in Figure 5.1, allowing for sequential execution.




Figure 5.1: RTL schematic of a 2 to 1 mux using behavioural modelling style.

Due to the simplicity of the behavioural modelling style, scaling a 2 to 1 mux to a 2 bit, 2 to 1 mux only requires alteration inside the **entity port** where STD\_LOGIC turns to STD\_LOGIC\_VECTOR as shown in Figure 5.2. As a result, larger inputs will have fewer VHDL code modifications.




Figure 5.2: RTL schematic of a 2 bit, 2 to 1 mux using behavioural modelling style.

### 6. Conclusion

The variety of modelling styles available to VHDL greatly benefits large-scale projects while maintaining simplicity. A structural model would be useful for organising large circuit designs. Additionally, systems that require more sequential execution of instruction would greatly benefit from behavioural modelling. For projects that require concurrent execution, Dataflow modelling would be useful. Using these three main modelling styles in conjunction can increase firmware programming efficiency and productivity while achieving the same results as shown in Figure 6.



Figure 6: result of a 2 bit, 2 to 1 mux, in dataflow, structural and behavioural

# **Appendix**

## Part 2

# 2 to 1 mux dataflow modelling

# 2 bit 2 to 1 mux dataflow modelling

```
34 ⊖ entity mux is
34 🖨 entity gates is
                                                                 35
                                                                          Port ( x : in STD_LOGIC_VECTOR (1 downto 0);
35 🖯
          Port ( x : in STD_LOGIC;
                                                                                 y : in STD_LOGIC_VECTOR (1 downto 0);
                                                                 36
               y : in STD_LOGIC;
                                                                                  s : in STD LOGIC;
36
                                                                 37
                                                                 38
                                                                                 m : out STD LOGIC VECTOR (1 downto 0));
37
                  s: in STD LOGIC;
                                                                 39 🖨 end mux;
                 m: out STD LOGIC
                                                                 40
39 🖨
                 );
                                                                 41 \ominus architecture Behavioral of mux is
40 \stackrel{\triangle}{=} end gates;
                                                                 42 signal sbar : STD LOGIC ;
                                                                 signal x_int : STD_LOGIC_VECTOR (1 downto 0);
signal y_int : STD_LOGIC_VECTOR (1 downto 0);
41
42 🖯 architecture Behavioral of gates is
43
                                                                 45
     signal sbar : STD LOGIC;
                                                                 46
45
     signal x_int: STD_LOGIC;
                                                                 47
                                                                 48
                                                                       sbar <= not s;</pre>
     signal y_int: STD LOGIC;
                                                                 49
                                                                       x_{int} (0) <= x (0) and s;
47
                                                                       x_{int} (1) <= x (1) and sbar;
48
                                                                       y_int (0) <= y (0) and s;</pre>
49
                                                                       y_int (1) <= y (1) and sbar;</pre>
50
      begin
                                                                 53
                                                                 54
51
                                                                 55
52
     sbar <= not s;
                                                                 56
                                                                       m (0) <= x_int(0) or x_int (1);</pre>
53 | x int <= x and sbar;
                                                                       m (1) <= y_int(0) or y_int (1);
                                                                 57
54 y_int <= y and s;
                                                                 58
55
    m <= x_int or y_int;</pre>
                                                                 59
56
                                                                 60 🖨 end Behavioral;
57 end Behavioral;
```

2 bit 2 to 1 mux dataflow modelling with delays

Simulation of 2-bit 2 to 1 dataflow modelling with delays

```
Port ( x : in STD_LOGIC_VECTOR (1 downto 0);
36
               y : in STD_LOGIC_VECTOR (1 downto 0);
37
                s : in STD_LOGIC;
38
                m : out STD_LOGIC_VECTOR (1 downto 0));
                                                                     ₩ x_int(1:0)
39 🖨 end mux;
40
41 \stackrel{.}{\ominus} architecture Behavioral of mux is
42 signal sbar : STD_LOGIC ;
43
     signal x_int : STD_LOGIC_VECTOR (1 downto 0);
signal y_int : STD_LOGIC_VECTOR (1 downto 0);
45
46
47
48
     sbar <= not s after 3 ns;</pre>
     x_int (0) <= x (0) and s after 3 ns;</pre>
50 x_int (1) <= x (1) and sbar after 3 ns;
     y_int (0) <= y (0) and s after 3 ns;</pre>
     y_int (1) <= y (1) and sbar after 3 ns;</pre>
56 m (0) <= x_int(0) or x_int (1) after 3 ns;
57 m (1) <= y_int(0) or y_int (1) after 3 ns;
60 end Behavioral;
```

## Part 3

# Component code 2-bit 2 to 1 mux structural modelling

```
34 \ominus entity muxcomp is
\mathbf{4}\ \dot{\ominus}\ \mathtt{entity}\ \mathtt{orgate}\ \mathtt{is}
                                                                             Port ( x : in STD_LOGIC_VECTOR (1 downto 0);
y : in STD_LOGIC_VECTOR (1 downto 0);
                                                                    35 ;
5 ⊖ Port (i0 : in STD_LOGIC;
                                                                    36
                 il : in STD LOGIC;
                                                                                     s : in STD_LOGIC;
                                                                    38
                                                                                    m : out STD LOGIC VECTOR (1 downto 0));
7 🖨
                  o : out STD LOGIC);
                                                                    39 🖨 end muxcomp;
B ∩ end orgate;
                                                                    40
                                                                    41 architecture gates of muxcomp is
D = architecture Behavioral of orgate is
                                                                    42
                                                                    43 🖨
                                                                              component and_or_gate --calling "function"
1
                                                                              Port ( bits_int : in STD_LOGIC_VECTOR(1 downto 0);
                                                                    44
2 | begin
                                                                    45
                                                                                    s_int : in STD_LOGIC;
3
                                                                    46 🖨
                                                                                     o_int : out STD_LOGIC);end component;
4 o <= i0 or il;
                                                                    47
                                                                    48
5
                                                                              Signal a_int : STD_LOGIC;
                                                                    49
                                                                              Signal b_int : STD LOGIC;
6 end Behavioral;
                                                                    50
                                                                              Signal sbar : STD_LOGIC;
```

```
52 begin
34 \stackrel{.}{\ominus} entity andgate is
35 Port (i0 : in STD LOGIC;
                                                                53
               il : in STD_LOGIC;
36
                                                                54 | sbar <= not s;
37 🖨
               o : out STD LOGIC);
                                                                55
38 \stackrel{\frown}{=} end andgate;
                                                                56 
and_or_comp_1 : and_or_gate
39
                                                                57
                                                                    port map (
40 architecture Behavioral of andgate is
                                                                         bits int => x (1 downto 0),
41
42 | begin
                                                                          s int => s,
43
                                                                60
                                                                           o_int => m (0)
44 o <= i0 and il;
                                                                61 ( );
45
                                                                62
46 end Behavioral;
                                                                63 - and_or_comp_2 : and_or_gate
                                                                64 | port map (
                                                                65
                                                                           bits_int => y (1 downto 0),
                                                                       s_int => s,
                                                                66
                                                                67
                                                                         o_int => m (1)
                                                                68 🖨 );
                                                                69 :
34 \stackrel{.}{\ominus} entity and or gate is
        Port ( bits_int : in STD_LOGIC_VECTOR(1 downto 0);
35
              s_int : in STD_LOGIC;
                                                              87 ---- 2nd half of mux
               o int : out STD LOGIC);
                                                              88
                                                               89 🖨 and_comp_3 : andgate
38 \(\hat{\rightarrow}\) end and_or_gate;
39
                                                               90 - port map (
40 🖯 architecture Behavioral of and or gate is
                                                               91
                                                                     i0 => x (1),
                                                               92
                                                                      il => sbar,
41
                                                               93
                                                                      o => c_int
42 - component andgate --calling "function"
                                                               94 ( );
43
     Port ( i0 : in STD_LOGIC;
44
                il : in STD_LOGIC;
                                                               96 and_comp_4 : andgate
               o : out STD LOGIC); end component;
46 🖯 component orgate --calling "function"
                                                               98 port map (
47
     Port ( i0 : in STD_LOGIC;
                                                                     iO => y (1) , --mapping (defining internal connection po.
                                                               99
48
              il : in STD LOGIC;
                                                              100
                                                                      il => s,
                                                                      o => d_int --
               o : out STD_LOGIC); end component;
49 🗀
                                                              102 🗇 );
50
                                                              103
51 Signal a_int : STD_LOGIC;
52 Signal b_int : STD_LOGIC;
53 signal c_int : STD_LOGIC;
54 Signal sbar : STD_LOGIC;
                                                             104
                                                             105 \ominus or_comp_2 : orgate port map (
                                                                      i0 => c_int,
                                                             106
                                                                      il => d_int,
                                                              107
                                                             108
                                                                      o => m (1)
                                                             109 🗎 );
```

```
56 begin
57
58 sbar <= not s_int;</pre>
59 ;
60 and_comp_1 : andgate
61 | port map (
62 i0 => bits_int(0),
63
      il => s_int,
     o => a_int
64
65 🖒 );
66
67 and_comp_2 : andgate
68 | port map (
72 🖒 );
73
74 
or_comp_1 : orgate
75 | port map(
76
     i0 => a_int,
77
      il => b_int,
78
      o => o_int
79 🖨
       );
80
81
82
83 end Behavioral;
```

#### Part 4

# 2 to 1 mux behavioural modelling

# 2-bit 2 to 1 mux behavioural modelling

```
34 \ominus entity mux_behave is
entity mux_behave is
                                                     35 Port ( x : in STD_LOGIC_VECTOR (1 downto 0);
     Port ( x : in STD LOGIC;
                                                                  y : in STD_LOGIC_VECTOR (1 downto 0);
                                                     36
            y : in STD LOGIC;
                                                     37
                                                                  s : in STD_LOGIC;
             s : in STD LOGIC;
                                                     38 🖨
                                                                  m : out STD LOGIC VECTOR (1 downto 0));
            m : out STD LOGIC);
                                                     39 end mux_behave;
end mux_behave;
                                                     11 \bigcirc architecture Behavioral of mux_behave is
                                                     12
architecture Behavioral of mux_behave is
                                                     13 begin
                                                     14 🖶
                                                           process(x, y, s)
 begin
                                                     15
                                                            begin
    process (x,y, s)
                                                     16 🖨
                                                               if s = '0' then
      begin
                                                     17 🗀
                                                                   m <= x;
          if s = '0' then
                                                     18 🖨
                                                               else
                                                     19 🖨
                                                                 m <= y;
              m \le x;
                                                     50
                                                               end if;
          else
                                                     il 🖨
                                                           end process;
              m <= y;
         end if;
                                                     53 end Behavioral;
end process;
     end process;
```