### 1. Introduction

As FPGAs are leveraged to solve more complex problems; sub-programs may be required. VHDL allows you to define sub-programs such as procedures and functions to improve the readability and exploit the re-usability of VHDL code. Once called, a procedure performs a task which can include timing control but does not directly return values, whereas a function returns values. Furthermore, functions are equivalent to combinatorial logic and can not be used to control events or delays. Simulating hardware models can be performed on testbenches using HDL programs. The purpose of this lab is to develop procedures and functions for modelling circuits as well as developing test benches for circuit design.

## 2. Procedures (Part 1)

Procedures provide the ability to execute common pieces of code from different parts of a model. Moreover, they can have timing controls as well as calling upon other procedures and functions. The procedure must be defined between the **Architecture section** and the **Begin section** of the model. Additionally, procedures must contain its own begin/end section to process the provided arguments internally as well as variables to store data internally.

```
Architecture behavior of calc_even_parity_procedure Is

procedure calc_even_parity(
    Signal ain_int : in STD_LOGIC_VECTOR (7 downto 0); --arguments
    Signal parity_out : out STD_LOGIC --arguments
) is

variable k : integer := 0; -- iterator
    variable par_int : STD_LOGIC := '0'; --internal parity variable
begin

for k in 0 to 7 loop
    par_int := par_int XOR ain_int(k); --xor parity logic
    end loop;
    parity_out <= par_int;
    end calc_even_parity;

begin
```

Figure 2.1: Procedure defined between **Architecture** and **begin section**.

To demonstrate the efficacy using procedures, the "calc\_even\_pairty" procedure was created. As shown in Figure 2.1, the procedure "calc\_even\_pairty" accepts "ain\_int" (input signal vector argument) and "parity\_out" (output signal argument). Although the primary purpose of a procedure is not to output a value, when an output type signal is used as an argument, the procedure can produce an output by assigning the provided output argument(s) with internally processed data. As shown in Figure 2.2 "calc\_even\_parity" procedure was not directly assigned to an output signal. However, the procedure assigns "parity\_out" with internally processed data in Figure 2.1.

```
35 begin
36 process (ain) begin
38 clc even_parity (ain, parity);
40 end process;
41 ← end behavior;
```

Figure 2.2: Procedure called, but instance cannot be directly assigned to a signal.

The "calc\_even\_pairty" procedure is a simple error detecting code which ensures that the total number of 1-bits in an input is even via XOR gates. As the primary purpose is to detect for even parities, it is considered good practice to implement this piece of code as a procedure for data integrity, as it can be frequently called upon in multiple parts of a program.



Figure 2.3: "calc\_even\_parity" procedure simulated against a testbench.

To verify the feasibility of the "calc\_even\_parity" procedure, the procedure is simulated against a testbench. The "calc\_even\_parity" works as intended since it toggles the parity output when the number of ones in the "ains" input are even as shown in Figure 2.3.

# 3. Functions (part 2)

Similarly to procedures, functions are subprogrames defined between the **Architecture section** and **Begin section**, and come with their own begin/end section, process arguments internally, and use variables as shown in Figure 3.2. However, functions directly return a value. This is achieved by assigning its instance to an output signal as shown in Figure 3.1. (compared to a procedure where output signals are required to be passed as arguments). Additionally, functions may only implement combinatorial behaviour and functions cannot accept output or inout as arguments. Finally, functions cannot have delays, timing or event control constructs that are present.

```
38 begin
39 40 process (ain) begin
41 number_of_ones <= calc_ones(ain);
42 end process;
43 end behavior;
```

Figure 3.1: Function called and instance is directly assigned to a signal.

To demonstrate the usage of functions, "calc\_ones" function was generated as shown in Figure 3.2. The function accepts an 8 bit vector as an input to be processed internally, with the use of variables (similarly to Figure 2.1) to produce a 3-bit output by returning the number of ones in the 8 bit vector.

Figure 3.2: "calc\_ones" function; returns a vector that totals up the number of ones inside the 8 bit input vector.

As shown in Figure 3.2; the 8 bit input vector "ain\_int" is processed internally with variables (counter loop "k", and output vector "results"). As the primary purpose of a function is to return a value, "calc\_ones" will internally sum up the number of ones in the 8 bit input vector of "ain\_int" and present it as a 3 bit output port using a counter loop. Functions may prove to be versatile in a complex systems design where latency is a more significant factor as functions behave more combinatorially as opposed to procedures, which behave more sequentially.




Figure 3.3: "calc\_ones" function simulated against a testbench.

To verify the feasibility of the "calc\_ones" function, the function is simulated against a testbench. The "calc\_ones" works as intended since it manages to sum up the number of ones in the first sequence as indicated in Figure 3.3. Similarly to procedures, functions can be called upon in multiple parts of a model to complete repetitive tasks such as totalling up the number of ones in a vector.

#### 4. Testbenches

Test benches act as test cases for firmware development. It is important to use as part of validating the functionality of a given VHDL design through waveform simulation; this method can drastically reduce time taken to test a circuit design that has a significant amount of input signals by automating the testing procedure. Furthermore, the processing time of testbench simulations is shorter than the time it takes for a circuit to synthesise, implement and generate bitstream. As shown in Figure 4.1 the arranged waveform timing can assist developers in assessing the correctness of circuit's logic execution by running a testbench waveform in parallel with the circuit inputs/outputs.



Figure 4.1: timing waveform testbench simulation

Testbenches for more complex circuit design should include inputs and output. However, if the inputs, outputs and timing controls are known by the circuit developer, testbench simulation may only require timing controls as shown in Figure 4.2, to verify the feasibility of a circuit design as illustrated in Figure 4.1.

```
begin
20
21
           -- Demonstrates: WAIT ON
22
23
24 🖨
          process
25
          begin
26
27
28
               wait for 40 ns; a <= '1';
               wait for 60 ns; a <= '0';
              wait for 60 ns; gl <= '1';
29
               wait for 60 ns; gl <= '0';
30
              wait for 80 ns; g2 <= '0';
31
               wait for 60 ns; g2 <= '1';
32 🖨
34 🖨
          end behavior;
```

Figure 4.2: Testbench simulation with only timing controls.

### Conclusion


procedure	both	functions
More sequential	Process data internally; with variables and being/end section	More combinatorial
Does not return a value; but can change signals	Must be defined between Architecture and begin section	Directly return a value
Can have timing controls	Improves readability	Can not have timing controls
	Reusable code	

Table 1: difference between procedures and functions.


In conclusion, procedures and functions provide a high level approach to FPGA circuit designs by improving the readability of VHDL, as well as providing scalability towards more complex circuit designs due to their ability to provide reusable code in multiple parts of a model; difference in use case can be shown in Table 1. Complex circuit designs would greatly benefit from testbenches and may also mitigate production delays as testbench simulations can be quickly executed instead of waiting for the circuit to synthesise, implement and generate bitstream. Additionally, testbenches may assist in metastability as it can present a visual representation of timing anomalies for the firmware developer.

## **Appendix**

```
Part 1
13 🗇
         Entity calc_even_parity_procedure Is Port (
14
             Signal ain : in STD LOGIC VECTOR (7 downto 0);
15
             Signal parity : out STD LOGIC
16
         );
17 🗀
         end calc even parity procedure ;
18
19 🗇
         'Architecture behavior of calc_even_parity procedure Is
20
21
22 🖯
             procedure calc_even_parity(
23
                Signal ain int : in STD LOGIC VECTOR (7 downto 0); -- arguments
                Signal parity_out : out STD LOGIC --arguments
24
         ) is
25
26
                 variable k : integer := 0; -- iterator
27
                 variable par_int : STD_LOGIC := '0'; --internal parity variable
28
             begin
29 □ ○
                 for k in 0 to 7 loop
     0
30 i
                         par_int := par_int XOR ain_int(k); --xor parity logic
31 🗀
                     end loop;
32
                     parity out <= par int;
33 (-)
                 end calc_even_parity;
34
35
         begin
36
37 🖨
             process (ain) begin
38 ! O
                 calc_even_parity (ain, parity);
39 🖨
             end process;
40
```



```
13 ⊖
         Entity calc_ones_function Is Port (
14
             Signal ain : in STD LOGIC VECTOR (7 downto 0);
15 ;
             Signal number_of_ones : out STD_LOGIC_VECTOR (2 downto 0)
16
         );
17 🖨
         end calc_ones_function;
18
19 🖨
         Architecture behavior of calc_ones_function Is
20
             --signal ain int : STD LOGIC VECTOR(7 downto 0);
21 🗇
22 🗇
             -- signal bin int : STD LOGIC VECTOR(2 downto 0);
23
24 🖨
             function calc_ones (signal ain_int : in STD_LOGIC_VECTOR (7 downto 0))
25
26
                 return std logic vector is
                    variable result : STD LOGIC VECTOR(2 downto 0) := "000"; -- result variable declared in the begin
27
28
                     variable k : integer := 0; -- counter loop
29 :
30 ⊝ ○
                    for k in 0 to 7 loop
31 Ö O
                         if ain_int(k) = '1' then
     0
32
                             result := result + 'l';
33 🖒
                         end if;
34 🗀
                     end loop;
35 O
                     return result;
36 🖨
            end calc ones;
37
38
         begin
39
40 🖨
         process (ain) begin
41 ; O
               number_of_ones <= calc_ones(ain);</pre>
42 🖨
         end process;
43
44 🖨
         end behavior;
```



Part 3

```
5 !
         library IEEE;
6
         use IEEE.STD LOGIC 1164.ALL;
7
8
         library UNISIM;
9
         use UNISIM.VComponents.all;
10
11 🖯
         Entity waveform_generation_tb Is
12 🖨
         end waveform_generation_tb;
13
14 🗇
         Architecture behavior of waveform_generation_tb Is
15
             Signal a : STD LOGIC := '0';
16
             Signal gl : STD LOGIC := '0';
17 :
             Signal g2 : STD LOGIC := '1';
18
19 :
         begin
20
21
         -- Demonstrates: WAIT ON
22
23
24 ⊖
         process
25
         begin
26
            wait for 40 ns; a <= '1';
27
             wait for 60 ns; a <= '0';
28
            wait for 60 ns; gl <= 'l';
     0
29
            wait for 60 ns; gl <= '0';
30
             wait for 80 ns; g2 <= '0';
         wait for 60 ns; g2 <= '1';
31 ;
32 🖨
         end process;
33
34 🖨
         end behavior;
```

