


8bit Register with leds. TITLE: Register Document Number: 1 REV: 1.1 Date: 4. 1. 2022 16:18 Sheet: 1/1



Connection form bus to Registers modules.

TITLE: Register—Bus

Document Number:


1.1


Date: 16. 10. 2021 17:17

Sheet: 1/1


REV:


1








RAM register hold half of RAM A	DDR	
TITLE: RAM register		
Document Number: 2		REV:
Date: 29, 10, 2021 21:44	Sheet:	1/1































ACC with output to BUS and to ALU


TITLE: ACC

Document Number: 4 REV: 1


Date: 4. 1. 2022 16:24 Sheet: 1/1




















Template for logic modules


TITLE: Logic


Document Number: 4.1


Date: not saved!


REV: 1

Sheet: 1/1











NOT logic module

TITLE: NOT

Document Number:


4.2


Date: not saved!


REV: 1


Sheet:


1/1






















TITLE: Decoder Document Number: REV: 1.0	DEC 8		
5.4	TITLE: Decoder		
	Document Number: 5.4		REV: 1.0
Date: not saved! Sheet: 5/5	Date: not saved!	Sheet:	5/5


























Main bus			
TITLE: BUS			
Document Number: 7.1		REV:	1
Date: 16. 1. 2022 19:35	Sheet:	1/1	