


8bit Register with leds. TITLE: Register Document Number: 1 REV: 1.1 Date: 29. 10. 2021 20:25 Sheet: 1/1




Connection form bus to Registers modules.


TITLE: Register—Bus


Document Number: REV: 1


Date: 16. 10. 2021 17:17 Sheet: 1/1





GND



































ACC with output to BUS and to ALU


TITLE: ACC


Document Number:


REV:

Date: 23. 10. 2021 21:09


Sheet: 1/1






















Template for logic modules


TITLE: Logic


Document Number: REV: 1

Date: 23. 10. 2021 21:09 Sheet: 1/1
















NOT logic module		
TITLE: NOT		
Document Number:		REV:
4.2		1
Date: 23. 10. 2021 21:09	Sheet:	1/1

















DEC 8		
TITLE: Decoder		
Document Number: 5 /.	REV:	
٠.4		1.0
Date: 30. 10. 2021 22:52	Sheet:	5/5

