

1	PLC	1
1.1	PLC	1
1.1.1	PLC	1
1.1.2	PLC	1
1.2	PLC	2
1.2.1		2
1.2.2		6
1.3	CPU	9
1.3.1		9
1.4	PLC	10
1.4.1	PLC	10
1.4.2	PLC	11
2	MASTER-K	14
2.1		14
2.1.1	PLC	14
2.1.2	PLC	15
2.1.3	MASTER-K	16
2.2		17
2.3		18
2.3.1	?	18
2.3.2		19
2.3.3		20
3	MASTER-K	29
3.1		29
3.2		33

4	46
4.1 ()	46
4.1.1 LOAD, LOAD NOT, OUT	46
4.1.2 AND, AND NOT	48
4.1.3 OR, OR NOT	49
4.2	50
4.2.1 END	50
4.3	51
4.3.1 NOP	51
4.3.2 KGL-WIN	53
4.4	64
4.4.1 AND LOAD	64
4.4.2 OR LOAD	66
4.4.3 MPUSH, MLOAD, MPOP	67
4.4.4 KGL-WIN	71
4.5	74
4.5.1 NOT	74
4.6	75
4.6.1 MCS,MCSCLR	75
4.7	78
4.7.1 D	78
4.7.1 D NOT	83
4.8	84
4.8.1 SET	84
4.8.2 RST	85
4.9 ,	89
4.9.1 SET S	89
4.9.2 OUT S	92
4.10	97
4.10.1 ON delay(TON)	97
4.10.2 OFF delay(TOFF)	100
4.10.3 (TMR)	105
4.10.4 (TMON)	107
4.10.5 (TRTG)	109
4.11	114
4.11.1 UP COUNTER(CTU)	114
4.11.2 DOWN COUNTER(CTD)	117
4.11.3 UP DOWN COUNTER(CTUD)	118

4.11.3 RING COUNTER(CTR)

120

5

130

5.1 ?

130

5.2 PLC

131

1:

1

2:

2

3:

4

4 : Handy Loader Code

10

1.2 PLC

1.2.1

(1)

PLC

(microprocessor)
(CPU),
, PLC

1-1 PLC




그림 1-1 PLC 의 전체 구성도

(2) PLC CPU
PLC

2

(3) PLC CPU

①

IC ROM ROM(Read Only Memory) RAM(Random Access Memory)

RAM 가 가

RAM (Battery back-up)

②

PLC , , 3 가 가

ROM

RAM

, PLC

ROM

DC+5

PLC

가

•

..

□ □

(Photocoupler)

..

.(LED)

..

•


I/O

I/O			
	()		
	()		

가)

CPU
 DC24[V], AC110[V] , (A/D) ,
 (High Speed Counter) .

1-2



)

· , SSR(Solid State Relay)
(D/A) ,

1-3




그림 1-3 트랜지스터의 출력부 회로

1-3

		()
(DC)		
(AC)		SSR

1-3

1-3

가

,
SSR

1.2.2

(1)

(Hardwired Logic)

()

가

, 가

(Hardware)

가

(Softwired Logic)

, PLC

(2)

PLC

PLC LSI

가

PLC

(가)

PLC

가

1-5


“ ” “ ”

PLC


가

PLC

가




(a) 직렬 처리 방식



(a)



(b) 병렬 처리 방식



(b)

그림 1-5 연산 처리 방식



그림 1-6 시퀀스도

1-6(a) PLC
A B, D E 가 ,
C F ON ,
PLC C 가 ON F 가 ON .


PLC 1-6(b)
J 가 H 가 ON I
PLC G 가 I 가 ON J 가 H
가 ON . H 가 ON b H I OFF .

()
1 가 가 .
가 ..
PLC
(ON/OFF) ,

()
PLC
PLC 가
PLC , PLC




1-7 PLC



1.3 CPU

1.3.1



Refresh
0 END
Refresh
Refresh

- (1) Refresh : Unit Data Read Data
Memory (P)
- (2) Refresh : Data Memory (P) Data
Unit
- (3) (IORF) : Refresh
- (4) OUT :
Sequence Program Data Memory (P) END
Refresh ON OFF

REMARK

1 Scan : Unit Data Read Data Memory (P)
0 Step END , Timer, Counter Data Memory (P) Data
Unit

1.4 PLC

PLC

PLC

1.4.1 PLC


(Mnemonic), (Ladder), **SFC**(Sequential Function Chart)
MASTER-K PLC (Mnemonic), (Ladder) 2 가 ,
(Conversion) 가
(1) (Mnemonic)
(Handy Loader)

LOAD	P000
AND NOT	P001
OR	P002
OUT	P020

()

(2) (Ladder):









, 가



()

1.4.2 PLC

(1) PLC ()

		PLC	
A			(Open) N.O. (Normally Open) PLC: , ON/OFF
B			(Closed) N.C. (Normally Closed) PLC: , ON/OFF
C			a, b PLC
			
			PLC

2)

(Point) : 8 , 6 PLC 8 , 6

PLC

(Step) : PLC A , B , 1

가

CPU

.(: 30k step, :sec/Step)

(Scan Time) :

1

가

가

WDT(Watch Dog Timer) :

CPU

(WDT)

200ms

(Parameter) :

PLC

3) PLC

PLC

PLC

(1)

PLC CPU

Loader (KGL-WIN,

Handy Loader)

COM

DC24V

가

COM


(LAMP)

(DC

DC

.)


PLC



S/W1	OFF	a	P00
S/W1	OFF		,
(Disconnect)		P10	OFF

S/W2 가 OFF b P01
S/W2 OFF ,
(Connect) P13 ON

: ()




```
S/W1    ON          a          P00
S/W1    ON          ,
(Connect) P10      ON
```


S/W2 가 ON	b	P01
S/W2 ON		,
(Disconnect)	P13	OFF

(P00)


(P10)



P00 OFF→ P00
P01 OFF→ P01
P10 OFF→ P10 OFF




P00 ON→ P00
P01 OFF→ P01
P10 ON→ P10 ON
P10 , a



P00 OFF→ P00
P10
P01 OFF→ P01
P10 ON→ P10 ON

P00



P00 OFF→ P00
P01 ON→ P01
P10 OFF→ P10 OFF


2 MASTER-K

2.1

2.1.1 PLC

PLC (BASE), (SMPS), CPU , (DI,DO, ,)

TYPE
K10S1, K10S, K30S, K60S, K80S 가
TYPE



가 가 , CPU , 가
CPU

(Slot)
CPU 가


REMARK

:
:
CPU : 가
: (, -), (, , -),


2.1.2 PLC

K1000S
 8 32 (K300S, 1 1024) 256 (8 X 32)
 1024 1/4 1024 32
 가 , 가 , 가
 가 . 32 8

CPU 가 , CPU,
 Connector 1
 CPU , Connector 2



2.1.3 MASTER-K




2.2

PLC

PLC

PLC



PLC
가 가



PLC


(P)

(Device) 'P'



2 : PLC 16
가

가 . 32



(HSC), 16,32,64
P11F: P11 F (16)


2.3

2.3.1 ?

PLC , P .
ON/OFF, Data , PLC
(Bit)


- 1)
(1) M: PLC 가
가 .
가 . a, b
- 가 , M .
(2) K () : PLC
Data Data 가 .
- (3) F : PLC , PLC
- (4) Data Register D : 16Bit(1Word)
32Bit(2Word) 가 가 .
- (5) T :
- (6) C :
- (7) : L, Register : #D

2.3.2



2.3.3

MASTER-KS (K10S1)



0 ~ 65535


1

1

(가 가)

K	L	T	C	D	S
K000~K07F	L000~L07F	0.1 :T024~T031 0.01 :T044~T047	C012~C015	D048~D063	S12~S15


MASTER-K S (K10S, K30S, K60S, K100S)



(가 가)

K	L	T	C	D	S
K000~K15F	L000~L15F	0.1 :T072~T095 0.01 :T120~T127	C096~C127	D192~D255	S24~S31


MASTER-K 200H



(가 가)


K	L	T	C	D	S
K000~K31F	가	0.1 :T144~T191 0.01 :T240~T255	C192~C255	D0768~D1023	S48~S63

MASTER-K 500H





K	M,L	T	C	D	S
K000~K31F	가	0.1 :T144~T191 0.01 :T240~T255	C192~C255	D6000~D8999	S80~S99




MASTER-K 1000H



MASTER-K 80S




User





K	M,L	T	C	D	S
K000~K31F	가	0.1 :T144~T191 0.01 :T240~T255	C192~C255	D3500~D4500	S80~S99






MASTER-K 200S



MASTER-K 300S




User









K	M.L	T	C	D	S
K000~K31F	가	0.1 :T144~T191 0.01 :T240~T255	C192~C255	D3500~D4500	S80~S99




MASTER-K 1000S






3 MASTER-K






3.1

	Function No.		
LOAD	-		a
LOAD NOT	-		b
AND	-		a
AND NOT	-		b
OR	-		a
OR NOT	-		b



	Function No.		
AND LOAD	-		A, B
OR LOAD	-		A, B
MPUSH	005		Push
MLOAD	006		Load
MPOP	007		Pop


	Function No.		
NOT	-		NOT

	Function No.		
MCS	010		Set (n : 0 ~ 7)
MCSCLR	011		Clear (n : 0 ~ 7)











	Function No.		
D	017		1 Pulse
D NOT	018		1 Pulse
SET	-		On (Set)
RST	-		Off (Reset)
OUT	-		

/

	Function NO.		
SET S	-		()
OUT S	-		()

	Function No.		
END	001		Program

	Function No.		
NOP	000		(No Operation),

	Function No.		
TON	-		
TOFF	-		
TMR	-		
TMON	-		
TRTG	-		

	Function No.		
CTD	-	<p>()</p>	
CTU	-	<p>(가)</p>	
CTUD	-	<p>(가)</p>	
CTR	-	<p>(가)</p>	

3.2





















	Function No.																		
MOV	080		<p>Move</p> <p>S → (D)</p>																
MOVP	081																		
DMOV	082																		
DMOVP	083																		
CMOV	084		<p>Complement Move</p> <p>S <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>...</td><td>1</td><td>0</td><td>1</td></tr></table></p> <p style="text-align: center;">↓</p> <p>(D) <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>...</td><td>0</td><td>1</td><td>0</td></tr></table></p>	1	0	1	0	...	1	0	1	0	1	0	1	...	0	1	0
1	0	1		0	...	1	0	1											
0	1	0		1	...	0	1	0											
CMOVP	085																		
DCMOV	086																		
DCMOVP	087																		
GMOV	090		<p>Group Move</p> <p><table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td></tr></table> → <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td></tr></table></p> <p>S <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td></tr></table> → <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td></tr></table></p> <p><table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td></tr></table> → <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td></tr></table> } Z</p>																
GMOVP	091																		
FMOV	092		<p>File Move</p> <p>S <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td></tr></table> → <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td></tr></table></p> <p style="text-align: right;">↗ <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td></tr></table></p> <p style="text-align: right;">↘ <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td></tr></table> } Z</p>																
FMOVP	093																		
BMOV	100		<p>Move</p> <p>S <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td><td style="background-color: #cccccc;"> </td></tr></table> → <table border="1" style="display: inline-table; border-collapse: collapse;"><tr><td> </td><td style="background-color: #cccccc;"> </td><td> </td></tr></table> D</p>																
BMOVP	101																		






	Function No.		
BCD	060		
BCDP	061		
DBCD	062		
DBCDP	063		
BIN	064		
BINP	065		
DBIN	066		
DBINP	067		

	Function No.		
CMP	050		
CMPP	051		
DCMP	052		
DCMPP	053		
TCMP	054		Table Compare
TCMPP	055		
DTCMP	056		
DTCMPP	057		
LOAD= LOADD=	028 029		
LOAD> LOADD>	038 039		
LOAD< LOADD<	048 049		
LOAD>= LOADD>=	058 059		
LOAD<= LOADD<=	068 069		
LOAD<> LOADD<>	078 079		

	Function No.		
AND=	094		S1 S2 Result Bit(BR) (Signed) BR AND
ANDD=	095		
AND>	096		
ANDD>	097		
AND<	098		
ANDD<	099		
AND>=	106		
ANDD>=	107		
AND<=	108		
ANDD<=	109		
AND<>	118		S1 S2 Result Bit(BR) (Signed) BR OR
ANDD<>	119		
OR=	188		
ORD=	189		
OR>	196		
ORD>	197		
OR<	198		
ORD<	199		
OR>=	216		
ORD>=	217		
OR<=	218		S1 S2 Result Bit(BR) (Signed)
ORD<=	219		
OR<>	228		
ORD< >	229		

	Function No.		
INC	020		Increment $\textcircled{D} + 1 \rightarrow \textcircled{D}$
INCP	021		
DINC	022		
DINCP	023		
DEC	024		Decrement $\textcircled{D} - 1 \rightarrow \textcircled{D}$
DECP	025		
DDEC	026		
DDECP	027		

	Function No.		
ROL	030		
ROLP	031		
DROL	032		
DROLP	033		
ROR	034		
RORP	035		
DROR	036		
DRORP	037		
RCL	040		<p>Carry Flag</p> 
RCLP	041		
DRCL	042		
DRCLP	043		
RCR	044		<p>Carry Flag</p> 
RCRP	045		
DRCR	046		
DRCRP	047		

	Function No.		
BSFT	074		Shift
BSFTP	075		
WSFT	070		Shift
WSFTP	071		
SR	237		Shift

	Function No.		
XCHG	102		$D_1 \longleftrightarrow D_2$
XCHGP	103		
DXCHG	104		
DXCHGP	105		

BIN













	Function No.		
ADD	110		Binary Add $S_1 + S_2 \longrightarrow \textcircled{D}$
ADDP	111		
DADD	112		
DADDP	113		
SUB	114		Binary Subtract $S_1 - S_2 \longrightarrow \textcircled{D}$
SUBP	115		
DSUB	116		
DSUBP	117		
MUL	120		Binary Multiply $S_1 * S_2 \longrightarrow \textcircled{D} ()$ $\textcircled{D} + 1 ()$
MULP	121		
DMUL	122		
DMULP	123		
DIV	124		Binary Divide $S_1 \div S_2 \longrightarrow \textcircled{D} ()$ $\textcircled{D} + 1 ()$
DIVP	125		
DDIV	126		
DDIVP	127		





	Function No.		
MULS	072		$S1 * S2 \longrightarrow \textcircled{D} \quad (\quad)$ $\textcircled{D} + 1 (\quad)$ (signed)
MULSP	073		
DMULS	076		
DMULSP	077		
DIVS	088		$S1 * S2 \longrightarrow \textcircled{D} \quad (\quad)$ $\textcircled{D} + 1 (\quad)$ (signed)
DIVSP	089		
DDIVS	128		
DDIVSP	129		







BCD

















	Function No.		
ADDB	130		BCD Add $S_1 + S_2 \longrightarrow \textcircled{D}$
ADDBP	131		
DADDB	132		
DADDBP	133		
SUBB	134		BCD Subtract $S_1 - S_2 \longrightarrow \textcircled{D}$
SUBBP	135		
DSUBB	136		
DSUBBP	137		
MULB	140		BCD Multiply $S_1 * S_2 \longrightarrow \textcircled{D} ()$ $\textcircled{D} + 1 ()$
MULBP	141		
DMULB	142		
DMULBP	143		
DIVB	144		BCD Divide $S_1 \div S_2 \longrightarrow \textcircled{D} ()$ $\textcircled{D} + 1 ()$
DIVBP	145		
DDIVB	146		
DDIVBP	147		

	Function No.		
WAND	150		Word AND $S_1 \text{ AND } S_2 \longrightarrow \textcircled{D}$
WANDP	151		
DWAND	152		
DWANDP	153		

	Function No.		
WOR	154		Word OR S1 OR S2 \longrightarrow D
WORP	155		
DWOR	156		
DWORP	157		
WXOR	160		Word Exclusive OR S1 XOR S2 \longrightarrow D
WXORP	161		
DWXOR	162		
DWXORP	163		
WXNR	164		Word Exclusive NOR S1 XNR S2 \longrightarrow D
WXNRP	165		
DWXNR	166		
DWXNRP	167		

	Function No.		
SEG	174		7 Segment
SEGP	175		
ASC	190		ASCII
ASCP	191		

	Function No.		
FALS	204		()
DUTY	205		n1 On, n2 Off
WDT	202		Watch Dog Timer Clear
WDTP	203		
OUTOFF	208		Off
STOP	008		PLC

	Function No.		
BSUM	170		Bit Summary Word Data "1" Count
BSUMP	171		
DBSUM	172		
DBSUMP	173		
ENCO	176		Encode
ENCOP	177		
DECO	178		Decode
DECOP	179		
FILR	180		File Table Read
FILRP	181		
DFILR	182		
DFILRP	183		
FILW	184		File Table Write
FILWP	185		
DFILW	186		
DFILWP	187		

	Function No.		
DIS	194	— [DIS S ① Z]	Distribution ()
DISP	195	— [DISP S ① Z]	• Nibble (4)
UNI	192	— [UNI S ① Z]	Union ()
UNIP	193	— [UNIP S ① Z]	• Nibble (4)
IORF	200	— [IORF S ₁ S ₂]	I/O Refresh
IORFP	201	— [IORFP S ₁ S ₂]	

	Function No.		
JMP	012	— [JMP n]	Jump
JME	013	— [JME n]	Jump End
CALL	014	— [CALL n]	Subroutine Call
CALLP	015	— [CALLP n]	
SBRT	016	— [SBRT n]	Subroutine
RET	004	— [RET]	Return

Loop

	Function No.		
FOR	206	— [FOR n]	
NEXT	207	— [NEXT]	
BREAK	220	— [BREAK]	For ~ Next Loop

	Function No.		
STC	002	—[STC]—	Set
CLC	003	—[CLC]—	

Reset

	Function No.		
CLE	009	—[CLE]—	F115










	Function No.		
GET	230	—[GET n N D n]—	(CPU ← RAM) ↑ Read
GETP	231	—[GETP n N D n]—	
PUT	234	—[PUT n N S n]—	(CPU ← RAM) ↑ Write
PUTP	235	—[PUTP n N S n]—	

	Function No.		
READ	244		FUEA Read
WRITE	245		FUEA Write
RGET	232		FUEA Read Remote
RPUT	233		FUEA Write Remote
CONN (MINI MAP)	246		[MiniMap]
STATUS	247		

	Function No.		
EI	238		가 ()
DI	239		()
EI	221		가 ()
DI	222		()
TDINT n	226		(Routine)
INT n	227		
IRET	225		

	Function No.		
NEG	240		② ②
NEGP	241		
DNEG	242		
DNEGP	243		

(D)


	Function No.		
BLD	248		Device D N
BLDN	249		Device D N
BAND	250		Device D AND N
BANDN	251		Device D AND N
BOR	252		Device D OR N
BORN	253		Device D OR N
BOUT	236		Device D N
BSET	223		Set Device D N
BRST	224		Reset Device D N

4

4.1 ()

4.1.1 LOAD, LOAD NOT, OUT

		가											
		M	P	K	L	F	T	C	S	D	#D		
LOAD	S1	O	O	O	O	O	O	O	O				1
LOAD NOT	ⓓ	O	O	O	O*				O				



*

가

■ LOAD S1

1)

- a
- (S1) On/Off

■ LOAD NOT S1

1)

- b
- (S1) On/Off


■ OUT ⓓ

1)

- OUT
- OUT 가

4.1.2 AND, AND NOT

		가										
		M	P	K	L	F	T	C	S	D	#D	
AND AND NOT	S1	O	O	O	O	O	O	O	O			1



■ AND S₁

1)

- a
- (S₁) a , S S₁ AND


■ AND NOT S₁

1)

- b
- (S₁) b , S S₁ AND


■

P0000 P0021 AND P0002 AND NOT P0021



4.1.3 OR, OR NOT

		가											
		M	P	K	L	F	T	C	S	D	#D		
OR OR NOT	S1	O	O	O	O	O	O	O	O				1



■ OR S1

1)

- a . , S S1 OR .
- (S1) a . , S S1 OR .


■ OR NOT S1

1)


- b . , S S1 OR .
- (S1) b . , S S1 OR .

■

P0000, P0001 On P0021



4.2.1 END

[illegible]

■ **END**

1)

-
- END
- END

0000


가

•

• (

Error

)




4.3.1 NOP

[illegible]

- **NOP**()
 - 1) (No Operation)
 - NOP

REMARK			
• NOP			
	(Scan time)		.
• NOP			NOP
			.



: [LOAD, AND, OR, OUT]


1.

2

1

가


2. ()



PLC

(MASTER-K,2A/ ,5A/1COM)

MAGNETIC S/W





3. PLC



4. 3. 2 KGLWIN


1)

(1) KGL-WIN



(2)

PLC-PC






(3) KGL-WIN




(3)

PLC




2)

(1)




(2)

a [F3]




(2)


[ENTER]




(4) b [F4]




(5) [F6]




(6) '(4)' P1



(7) [F9] P30




(8) [F10] 'END'




3) (PC → PLC)





1)

(1) + + + () .




(2) . ()




(3) ERROR .




PLC-PC CABLE



(4)



(5)




(6) PLC

PC

TEST

TEST




(9) PLC

LADDER




REMARK	?
PLC	S/W (KGLWIN)
LADDER	PLC ERROR
	DATA MEMORY

1.



Delete KEY



2.


/

:

[Ctrl+U]

:



. [Ctrl+M]



3.

INSERT KEY

4.



: • [LOAD, AND, OR, OUT]


1.

PB1



PB2

PB0

2.



3.




:


1.

가 A,B 가 RESET (PB2) PB0, PB1

2.



3.



REMARK

2, 3

2

b


가

3

4.4

4.4.1 AND LOAD (Mnemonic)



		가										
		M	P	K	L	F	T	C	S	D	#D	
AND LOAD												1




1)

- A B AND .
- AND LOAD 가 .

P0000, P0004 P0002, P0005 On P0020






AND LOAD		AND LOAD	
LOAD	M0000	LOAD	M0000
OR	M0001	OR	M0001
LOAD	M0002	LOAD	M0002
OR	M0003	OR	M0003
AND LOAD		LOAD	M0004
LOAD	M0004	OR	M0005
OR	M0005	LOAD	M0002
AND LOAD		OR	M0007
LOAD	M0006	LOAD	M0008
OR	M0007	OR	M0009
AND LOAD		AND LOAD	
LOAD	M0008	AND LOAD	
OR	M0009	AND LOAD	
AND LOAD		OUT	P0020
OUT	P0020	END	
END			

7 (8) 가

4.4.2 OR LOAD(Mnemonic)

		가											
		M	P	K	L	F	T	C	S	D	#D		
OR LOAD													1






■ OR LOAD

- 1)
· A B OR
· OR LOAD
 가 .



P0000, P0005 P0004, P0005 On P0020, P0021






OR LOAD	
LOAD	M0000
AND	M0001
LOAD	M0002
AND	M0003
OR LOAD	
LOAD	M0004
AND	M0005
OR LOAD	
LOAD	M0006
AND	M0007
OR LOAD	
LOAD	M0008
AND	M0009
OR LOAD	
OUT	P0020
END	
OR LOAD	

OR LOAD	
LOAD	M0000
AND	M0001
LOAD	M0002
AND	M0003
LOAD	M0004
AND	M0005
LOAD	M0006
AND	M0007
LOAD	M0008
AND	M0009
OR LOAD	
OR LOAD	
OR LOAD	
OR LOAD	
OUT	P0020
END	
7 (8) 가	

4.4.3 MPUSH, MLOAD, MPOP(Mnemonic)

		가										
		M	P	K	L	F	T	C	S	D	#D	
MPUSH												1
MLOAD												
MPop												




■ MPUSH, MLOAD, MPOP

1)

· Ladder

가



① MPUSH : · M0000 가 PLC


② MLOAD : · M0000

③ MLOAD : · M0000

④ MPOP : · M0000 PLC Read
Reset

REMARK

- MPUSH ~ MPOP 8 가
- MPUSH :
- MLOAD :
- MPOP :




STEP		INSTRUCTION
0000	LOAD	P0000
0001	MPUSH	
0002	AND	P0001
0000	MPUSH	
0004	AND	P0002
0005	AND	P0003
0002	MPUSH	
0007	AND	P0004
0008	OUT	P0020
0009	MLOAD	
0010	AND	P0005
0011	OUT	P0021
0012	MPOP	
0013	AND	P0002
0014	OUT	P0022
0015	MLOAD	
0016	AND	P0007
0017	OUT	P0023
0018	MPOP	
0019	AND	P0008
0020	OUT	P0024
0021	MLOAD	
0022	AND	P0009
0023	OUT	P0025
0024	MPOP	
0025	AND	P000A
0026	OUT	P0026
0027	END	
0028	NOP	
0029	NOP	
0000	NOP	


: ()

1.


SW1 ON 가 SW2 OFF .
SW2 ON 가 SW1 OFF .



2.



3.



REMARK

(VARIABLE) ?

(:P20,P21,M000....)



4. 4. 4 KGL-WIN

1)

(1)




(2) a




(3)

1

'P0000'




(4) b




(5)

1


'P0001'




(6) (F9)




(7) 'P0020'



(8) PLC ()



(9)



2)

PLC

(1)





(2)

(3) /

(4) PLC

(5) '(3)'


(6)



4.5

4.5.1 NOT

		가											
		M	P	K	L	F	T	C	S	D	#D		
NOT													1





■ NOT
1)

. [NOT] a b , b a (,) .

■


①, ② .



4.6

4.6.1 MCS, MCSCLR

	가											
	M	P	K	L	F	T	C	S	D	#D		
MCS MCSCLR											O	1




■ MCS, MCSCLR

1)

- MCS On MCS MCSCLR Off MCS 0 가 가 7 가 가
 - MCSCLR 가 MCS
- () MCS MCSCLR


(NESTING) :



1(1)	:	1 ON
2(2)	:	1, 2 ON
3(3)	:	1, 2, 3 ON

2)

• MCS 2 MCSCLR 가 “0”



	MCS On/Off	Off	MCS ~ MCSMLR
	MCS(MCSCLR)		.
•	:		Off
•	:		()
• OUT	:		.
• SET, RST	:		



LINE


[MCS, MCSCLR]

PLC


(MCS,

MCSCLR)

< >



< >




4.7

(D, D NOT)


4.7.1 D

		가											
		M	P	K	L	F	T	C	S	D	#D		
D	ⓓ	O	O	O	O*								2



*

가




■ D

1)


- Off → On 1 On Off .

2)

- P0002 가 (Off → On) D
-



-




: On/Off [D]


1.

PB0 On/Off On , Off .


2.




3.



4.



(P0020)



P000	P001	P020
OFF	OFF	OFF
OFF	ON	ON
ON	OFF	ON
ON	ON	ON

()

3

(P0000:ON, P0001:OFF)

PLC

OFF 가

P00

ON

P20

ON

PLC

P20

ON

('1')가

2

P01

OFF

P20

OFF



('0')가

END

(OFF)가

가

OR



(M)


: 가 [D]

1.


3 PB0 1 ON, 2 가 ON, 가
ON PB0
PB1

PLC


2.



3.



4.



5.

1 PB0 ON							
1 ST SCAN		M0000	P021	P001	P022		
		M0000	P020	P001	P021		
		M0000		P001	P020		
1 ST SCAN		M0000	P021	P001	P022		
		M0000	P020	P001	P021		
		M0000		P001	P020		


2 PB0 ON								
1 ST SCAN		M0000	P021	P001	P022	1 PB0 ON	P20 ON	
		M0000	P020	P001	P021			
		M0000		P001	P020			
1 ST SCAN		M0000	P021	P001	P022			
		M0000	P020	P001	P021			
		M0000		P001	P020			

3 PB0 ON								
1 ST SCAN		M0000	P021	P001	P022	2 PB0 ON	P21 ON	
		M0000	P020	P001	P021			
		M0000		P001	P020			
1 ST SCAN		M0000	P021	P001	P022			
		M0000	P020	P001	P021			
		M0000		P001	P020			

: (a :ON, b :OFF)

4.7.2 D NOT



		가											
		M	P	K	L	F	T	C	S	D	#D		
D NOT	ⓓ	O	O	O	O*								2



■ D NOT

1) . On → Off 1 On Off .

2) . P0000 On → Off D NOT .




4.8

(SET,RST)

4.8.1 SET

		가											
		M	P	K	L	F	T	C	S	D	#D		
SET	Ⓓ	○	○	○	○*				○				1



*

가



■ SET

1)

· On On Off On


2)

· P0000 On → Off P0020, P0021



4.8.2 RST

		가											
		M	P	K	L	F	T	C	S	D	#D		
RST	㉔	O	O	O	O*				O				1





■ RST

1)

· On Off Off Off

2)


· P0000 On → Off P0020, P0021 P0021
Off



● P K , /

1. (P) (K)

, On



2. SET/RST

/
“ ”

(P) (K)


1 (On)

가

, (P)

(K)

,



K



(Latch area)

Device			
M		M0000~M191F	
L		L000~L063F	
T(100ms)		T000~T191	T144~191
T(10ms)		T192~T255	T240~T255
C		C000~C255	C240~C255
D	K80S, K200S, K300S	D0000~D4999	D3500~D4500
	K1000S	D0000~D9999	D6000~D8999
S		S00.00~S99.99	S80~S99

Device			
M		M000~M31F (M000~M15F)	
L		L000~L15F (L000~L07F)	L000~L015F (L000~L07F)
T(100ms)		T000~T095 (T000~T031)	T072~T095 (T024~T031)
T(10ms)		0096~0127 (0032~0047)	T120~T127 (T044~T047)
C		C000~C127 (C000~C015)	C096~C127 (C012~C015)
D	K10S1	D000~D063	D048~D063
	K10S, 30S, 60S, 100S	D000~D255	D192~D255
S		S00.00~S31.99 (S00.00~S15.99)	S80~S99 (S12~S15)

() K10S1

2.3.3



Device K200S
가
L,M
가


4.9

(STEP CONTROLLER)

4.9.1


(SET S)

		가											
		M	P	K	L	F	T	C	S	D	#D		
SET S	㉔								O				1




■ SET Sxx.xx()

1)




2)

-S01.**



On On




()

(STEP) . () 가 99 가

1 가 On 0 가 On , 2
1

(SET) . ON


On



()


6. [SET S]

1 1 2 가 3 , 4 가 ,



(OUT S)

		가											
		M	P	K	L	F	T	C	S	D	#D		
OUT S	㉔	O	O	O	O*				O				1



■ OUT Sxx.xx()

1)


가 On On

On 가

가 On Off On

2)


• S02




No	P020	P021	P022	P023	S02.01	S02.23	S02.98	S02.00
1	On	Off	Off	Off	O			
2	On	On	Off	Off		O		
3	On	On	On	Off			O	
4	On	On	On	On				O

7.


1.




2.



3.




3.



● GSIKGL


KGLWIN



STEP 1



- 1.
- 2.

GSIKGL



STEP 2

- 1.
2. GSIKGL
3. (*.cmt)
4. (*.pgm), (*.cmt)



프로젝트 정보

PLC 기종

☐ MK_H
 ☒ MK_S
 ☐ GK

10
 200S
 3

프로그래밍 언어

☒ 래더
 ☐ 니모닉

제목
 회사
 저자
 설명

확인
 취소

STEP 3


- 1.
2. 가 .
(.)

4.10

(TON,TOFF,TMR,TMON,TRTG)

4.10.1 ON Delay (TON)

	가											
	M	P	K	L	F	T	C	S	D	#D		
TON						O						3
									O		O	




$$* \quad (t) = (0.1 \quad 0.01) \times (0 \sim 65535)$$

■ TON



1)

· On 가 가 (t)
· On
· Off Reset Off "0"





2)

· P0000 On 20 가 "0" On
· 가 Off "0"
· P0001 On "0"





1. KGLWIN



2.

	가	
100 ms	T000~T255	T000~T191
10 ms	T000~T255	T192~T255

KGL-WIN




가

: [TON]


1.

2 () .


2.



3.




4.



4.10.1 OFF Delay (TOFF)

	가											
	M	P	K	L	F	T	C	S	D	#D		
TOFF						O						3
									O		O	




$$* \quad (t) = (0.1 \quad 0.01) \times$$

■ TOFF



1)

- On 가 On
- Off 가 "0"
- Reset Off "0"



2)

- P0000 On T000 On P0025 On
- P0000 Off 가 "0"
- Off
- P0002 가 On Off "0"




: [TON, TOFF]


1.

$(A \rightarrow B \rightarrow C), \quad (C \rightarrow B \rightarrow A) \quad .$


2.



3.



4.




: [TON, TOFF]


1.

가 1 2 3


2.



3.




4.



4.10.3

(TMR)

	가											
	M	P	K	L	F	T	C	S	D	#D		
TMR						O						3
									O		O	




$$* \quad (t) = (0.1 \quad 0.01) \times$$

■ TMR

1)

- On 가 가 ,
- On .
- Reset Off “0” .





(가)

$$(t) = t1 + t2$$

2)


- P0000 On, Off, On T096 On P0021
- On($t1 + t2 = 30$) .
- Reset P0003 On “0” P0021 Off .
-




: [TMR]

1.

2.




3.



(.)

4.10.4 (TMON)


	가													
	M	P	K	L	F	T	C	S	D	#D		(F110)	(F111)	(F112)
TMON						O					3			
									O	O				






$$* \quad (t) = (0.1 \quad 0.01) \times$$

■ TMON

1)



2)




10.

1.


가 () ,
.

2.




P0000	
M0000	
T000	

3.



4.10.5

	가											
	M	P	K	L	F	T	C	S	D	#D		
TRTG						O						3
									O		O	




$$* \quad (t) = (0.1 \quad 0.01) \times$$

■ TRTG



1)

- On 가
- “0” Off
- 가 “0” Off → On
- Reset On Off “0”



2)


- P0000 On T096 On 가 “0”
- P0025 Off
- “0” P0000 가
- Reset P0003 On “0” Off





: [TRTG]

1.

2.



3.




: [TRTG]

1.


3

3


2.




3.



On/Off	On/Off	End	
Off	Off	End	0 Off




P00 가 On 80ms
 T192 P0F 가 On
 (T192 10ms)



* 1 ...10ms (⁺¹₀)
 * 2 ... P00 가 On
 T192 (1⁺)
 10ms ⁺¹₋₁
 (100ms 10ms




*1



8


*2



4.11 (CTU,CTD,CTUD,CTR)

4.11.1 (CTU)


	가											
	M	P	K	L	F	T	C	S	D	#D		
CTD							O					3
									O		O	




■ CTU

1) 가 +1 가 On


- Reset 가 On Off “0”
-



2) P0000 Count Up 가 P0020 On
 • P0001 On Off “0”
 •




•




1. KGLWIN



1.



2.





3.

RESET



4. P0001

[F5]




:

1.

1 65535 . 100ms (: T000)
6553,5

)




6553,5 1 가

24 P20 10 ON, 30


P21 10 ON

2.



4.11.2 DOWN (CTD)


	가											
	M	P	K	L	F	T	C	S	D	#D		
CTD							O					3
									O		O	



■ CTD



1)

- Reset 가 On 이 되면 1 “0” 가 On .
- Count 가 On 이 되면 Off 가 .
-




2)

- P0000 10 On Count Down 가 “0”
- P0020 On .
- P0001 On Off 가 .
-



4.11.3 UP-DOWN (CTUD)


	가											
	M	P	K	L	F	T	C	S	D	#D		
CTU							O					3
									O		O	



■ CTUD



1)

- Up 가 On 가 1 가 Count 가
- Down 가 On 가 1
- Reset 가 On “0”
- Up, Down 가 On
-



2)

- P0000 Count Up 가 P0020 On
- P0001 Count Down
- Reset Off “0”
-




: [CTUD]


1.

4 가 , PB1 1
4 가 , PB2 1
PB2 , 1 가 .

2.




3.



4.11.4 RING (CTR)


	가											
	M	P	K	L	F	T	C	S	D	#D		
CTR							O					3
									O		O	



■ CTR



1)

- 가 +1 가
- Off→On “0”
- 가 On
- 가 Reset On Off
-






2)

- P0000 Count Up 가 P0020
- On 11 On P0020 Off “0” Reset
-



•

On/Off Coil On/Off END
On/Off () Count On
Count



Duty

(, $T1 + T2 \geq 1$

On, Off

)

(%)

.

DUTY


$$T1 \geq T2 \quad n = \frac{T1}{T1 + T2} \times 100 (\%)$$

$$T1 < T2 \quad n = \frac{T2}{T1 + T2} \times 100 (\%)$$

Count

Off


On




: (1)

1.


가 30 가 10 가 1
.
.



2.



3.




가


A
B
A
B

10



3.






:

1.

3 1 1 가


CAR HALL



	DEVICE	
1F	P0000	1 (CAR,HALL)
2F	P0001	2 (CAR,HALL)
3F	P0002	3 (CAR,HALL)
1F	P0003	CAR 1
2F	P0004	CAR 1
3F	P0005	CAR 1
1F	M0000	1
2F	M0001	2
3F	M0000	3
	P0020	CAR
	P0021	CAR

()

3.



5

5.1 ?

가 PLC

PLC

7 가 가 .

① PLC

② PLC

③ PLC

④

⑤

⑥

⑦

가 , , ,
(保全) , 2 가 가 . ,

(1)

PLC

1 , 3 , 6

가

가 .

(2)

. PLC

PLC

가

가

가

5.2 PLC

1

()	Maker 가 Unit(I/O) , Cable , (cable) Lamp () Battery 가, Maker 가 (, check) Relay 「 」 흡 가 Fuse , 가 Program Master Priogram() Program , (usersoft) Fan Air-Filte , Check Check Check		

2

		,
Battery	2-3 (, Maker .)	
()	5	Maker
Relay		, Maker
Fuse	10	

PLC 가

2

가

, 가 가
(, ,)
,
, , 가
(,)

3

NO			
1	Battery	1-2	3 1-2
2	Fuse		Fuse ON/OFF

4

NO			
1	Unit	Unit 1	Relay Unit 가
2	CPU	1	PLC System Down
3	Memory	1	
4	Unit	1	

5

Data

NO			
1	Print	()	
2	Floppy Disk		Back-UP User

