Library File:

AND2, 2, i1&i2, 200 OR2, 2, i1|i2, 200 NAND2, 2, ~(i1&i2), 150 NOT, 1, ~i1, 50 XOR2, 2, (i1&~i2)|(~i1&i2), 300 NOR2, 2, ~(i1|i2), 150 AND3, 3, i1&i2&i3, 300 OR3, 3, i1|i2|i3, 300

NAND3, 3, ~(i1&i2&i3), 250 NOR3, 3, ~(i1|i2|i3), 250

AND4, 4, i1&i2&i3&i4, 400

OR4, 4, i1|i2|i3|i4, 400

NAND4, 4, ~(i1&i2&i3&i4), 350

NOR4, 4, ~(i1|i2|i3|i4), 350

Circuit Files:

Circuit 1 File:

INPUTS:
A
B
C
COMPONENTS:
G0, XOR2, W0, A, B
G1, NAND2, W0,W1 C
G3, NOR4, W2, A, B, C, W1

Circuit 2 File:

INPUTS:

Α

В

С

D

COMPONENTS:

G0, NOT, W0, B

G1, NOT, W1, C

G2, AND2, W2, A, B

G3, AND2, W3, W0, W1

G4, OR2, W4, C, D

G5, NOR2, W5, W2, W3

G6, NAND2, W6, W4, W5

Circuit 3 File:

INPUTS:

Α

В

COMPONENTS:

G0, NOT, w0, A

G1, NAND2, w1, w0,B

G2, NAND2, w2, B, w0

G3, NAND2, w3, w1, w2

Circuit 4 File;

INPUTS:

Α

В

С

COMPONENTS:

G0, NOT, w0, A

G1, NOT, w1, C

G2, AND2, w2, w0, B

G3, OR2, w3, w1, w2

G4, AND2, w4, B, C


G5, XOR2, w5, w4, w3

```
Circuit 5 File:
INPUTS:
Α
В
С
D
COMPONENTS:
G0, NAND2, W0, A, B
G1, OR2, W1, C, D
G2, NAND2, W2, W0, W1
Circuit 6 File:
INPUTS:
Α
В
С
COMPONENTS:
G0, NOR2, W0, A, B
G1, NOT, W1, C
G2, NAND2, W2, W0, W1
Circuit 7 File:
INPUTS:
Α
В
С
D
COMPONENTS
G0, NOT, w0, B
G1, NOT, w1, C
G2, OR2, W2, A, W0
G3, AND4, W3, W0, W1, W2, D
```


```
Circuit 8 File:
INPUTS:
Α
В
С
D
COMPONENTS:
G0, NAND2, W0, A
G1, NAND3, W1, A, B, C
G2, NOR2, W2, C, D
G3, NAND4, W3, W0, W1, W2, D
Circuit 9 File:
INPUTS:
Α
В
С
COMPONENTS:
G0, AND3, W0, A, B, C
G1, NOT, W1, C
G2, W2, W0, W1
Circuit 10 File:
INPUTS:
Α
В
С
D
COMPONENTS:
G0, OR4, W0, A, B, C, D
G1, OR3, W1, B, C, D
G2, NOT, W2, D
G3, NOR3, W3, W0, W1, W2
```

1.


Α	В	С	W0	W1	W2
0	0	0	0	1	0
0	0	1	0	1	0
0	1	0	1	1	0
0	1	1	1	0	0
1	0	0	1	1	0
1	0	1	1	0	0
1	1	0	0	1	0
1	1	1	0	1	0




Α	В	С	D	W0	W1	W2	W3	W4	W5	W6
0	0	0	0	1	1	0	1	0	0	1
0	0	0	1	1	1	0	1	1	0	1
0	0	1	0	1	0	0	0	1	1	0
0	0	1	1	1	0	0	0	1	1	0
0	1	0	0	0	1	0	0	0	1	1
0	1	0	1	0	1	0	0	1	1	0
0	1	1	0	0	0	0	0	1	1	0
0	1	1	1	0	0	0	0	1	1	0
1	0	0	0	1	1	0	1	0	0	1
1	0	0	1	1	1	0	1	1	0	1
1	0	1	0	1	0	0	0	1	1	0
1	0	1	1	1	0	0	0	1	1	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	0	1	1	0	1	0	1
1	1	1	0	0	0	1	0	1	0	1
1	1	1	1	0	0	1	0	1	0	1



Α	В	W0	W1	W2	W3
0	0	1	1	1	0
0	1	1	1	0	1
1	0	0	1	1	0
1	1	0	0	1	1




Α	В	С	W0	W1	W2	W3	W4	W5
0	0	0	1	1	0	1	0	1
0	0	1	1	0	0	0	0	0
0	1	0	1	1	1	1	0	1
0	1	1	1	0	1	1	1	0
1	0	0	0	1	0	1	0	1
1	0	1	0	0	0	0	0	0
1	1	0	0	1	0	1	0	1
1	1	1	0	0	0	0	1	1




5.


Α	В	С	D	W0	W1	W2
0	0	0	0	1	0	1
0	0	0	1	1	1	0
0	0	1	0	1	1	0
0	0	1	1	1	1	0
0	1	0	0	1	0	1
0	1	0	1	1	1	0
0	1	1	0	1	1	0
0	1	1	1	1	1	0
1	0	0	0	1	0	1
1	0	0	1	1	1	0
1	0	1	0	1	1	0
1	0	1	1	1	1	0
1	1	0	0	0	0	1
1	1	0	1	0	1	1
1	1	1	0	0	1	1
1	1	1	1	0	1	1




Α	В	С	W0	W1	W2
0	0	0	1	1	0
0	0	1	1	0	1
0	1	0	0	1	1
0	1	1	0	0	1
1	0	0	0	1	1
1	0	1	0	0	1
1	1	0	0	1	1
1	1	1	0	0	1




Α	В	С	D	G0	G1	G2	G3
0	0	0	0	1	1	1	0
0	0	0	1	1	1	1	1
0	0	1	0	1	0	1	0
0	0	1	1	1	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	1	1	1	0
1	0	0	1	1	1	1	1
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	0
1	1	0	0	0	1	1	0
1	1	0	1	0	1	1	0
1	1	1	0	0	0	1	0
1	1	1	1	0	0	1	0



Α	В	С	D	W0	W1	W2	W3
0	0	0	0	1	1	1	1
0	0	0	1	1	1	0	1
0	0	1	0	1	1	0	1
0	0	1	1	1	1	0	1
0	1	0	0	1	1	1	1
0	1	0	1	1	1	0	1
0	1	1	0	1	1	0	1
0	1	1	1	1	1	0	1
1	0	0	0	0	1	1	1
1	0	0	1	0	1	0	1
1	0	1	0	0	1	0	1
1	0	1	1	0	1	0	1
1	1	0	0	0	1	1	1
1	1	0	1	0	1	0	1
1	1	1	0	0	0	0	1
1	1	1	1	0	0	0	1



Α	В	С	W0	W1	W2
0	0	0	0	1	0
0	0	1	0	0	0
0	1	0	0	1	0
0	1	1	0	0	0
1	0	0	0	1	0
1	0	1	0	0	0
1	1	0	0	1	0
1	1	1	1	0	0



Α	В	С	D	W0	W1	W2	W3
0	0	0	0	0	0	1	0
0	0	0	1	1	1	0	0
0	0	1	0	1	1	1	0
0	0	1	1	1	1	0	0
0	1	0	0	1	1	1	0
0	1	0	1	1	1	0	0
0	1	1	0	1	1	1	0
0	1	1	1	1	1	0	0
1	0	0	0	1	0	1	0
1	0	0	1	1	1	0	0
1	0	1	0	1	1	1	0
1	0	1	1	1	1	0	0
1	1	0	0	1	1	1	0
1	1	0	1	1	1	0	0
1	1	1	0	1	1	1	0
1	1	1	1	1	1	0	0

