## **Library File:**

AND2, 2, i1&i2, 200 OR2, 2, i1|i2, 200 NAND2, 2, ~(i1&i2), 150 NOT, 1, ~i1, 50 XOR2, 2, (i1&~i2)|(~i1&i2), 300 NOR2, 2, ~( i1|i2 ), 150 AND3, 3, i1&i2&i3, 300 OR3, 3, i1|i2|i3, 300

NAND3, 3, ~(i1&i2&i3), 250 NOR3, 3, ~( i1|i2|i3 ), 250

AND4, 4, i1&i2&i3&i4, 400

OR4, 4, i1|i2|i3|i4, 400

NAND4, 4, ~(i1&i2&i3&i4), 350

NOR4, 4, ~( i1|i2|i3|i4 ), 350

## **Circuit Files:**


Circuit 1 File:
INPUTS: A B C COMPONENTS: G0, XOR2, W0, A, B G1, NAND2, W0, W1, C G2, NOR4, W2, A, B, C, W1
Circuit 2 File:
INPUTS: A B C D COMPONENTS: G0, NOT, W0, B G1, NOT, W1, C G2, AND2, W2, A, B G3, AND2, W3, W0, W1 G4, OR2, W4, C, D G5, NOR2, W5, W2, W3 G6, NAND2, W6, W4, W5
Circuit 3 File:
INPUTS: A B COMPONENTS:
G0, NOT, w0, A
G1, NAND2, w1, w0,B
G2, NAND2, w2, B, w0
G3, NAND2, w3, w1, w2

```
Circuit 4 File:
INPUTS:
Α
В
С
D
COMPONENTS:
G0, NAND2, W0, A, B
G1, OR2, W1, C, D
G2, NAND2, W2, W0, W1
Circuit 5 File:
INPUTS:
Α
В
С
COMPONENTS:
G0, NOR2, W0, A, B
G1, NOT, W1, C
G2, NAND2, W2, W0, W1
Circuit 6 File:
INPUTS:
Α
В
С
COMPONENTS:
G0, NAND2, W0, A
G1, NAND3, W1, A, B, C
G2, NOR2, W2, C, D
G3, NAND4, W3, W0, W1, W2, D
```


## **Truth Tables & Diagrams:**

1.


Α	В	С	W0	W1	W2
0	0	0	0	1	0
0	0	1	0	1	0
0	1	0	1	1	0
0	1	1	1	0	0
1	0	0	1	1	0
1	0	1	1	0	0
1	1	0	0	1	0
1	1	1	0	1	0



Α	В	С	D	W0	W1	W2	W3	W4	W5	W6
0	0	0	0	1	1	0	1	0	0	1
0	0	0	1	1	1	0	1	1	0	1
0	0	1	0	1	0	0	0	1	1	0
0	0	1	1	1	0	0	0	1	1	0
0	1	0	0	0	1	0	0	0	1	1
0	1	0	1	0	1	0	0	1	1	0
0	1	1	0	0	0	0	0	1	1	0
0	1	1	1	0	0	0	0	1	1	0
1	0	0	0	1	1	0	1	0	0	1
1	0	0	1	1	1	0	1	1	0	1
1	0	1	0	1	0	0	0	1	1	0
1	0	1	1	1	0	0	0	1	1	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	0	1	1	0	1	0	1
1	1	1	0	0	0	1	0	1	0	1
1	1	1	1	0	0	1	0	1	0	1




Α	В	W0	W1	W2	W3
0	0	1	1	1	0
0	1	1	1	0	1
1	0	0	1	1	0
1	1	0	0	1	1




4.


Α	В	С	D	W0	W1	W2
0	0	0	0	1	0	1
0	0	0	1	1	1	0
0	0	1	0	1	1	0
0	0	1	1	1	1	0
0	1	0	0	1	0	1
0	1	0	1	1	1	0
0	1	1	0	1	1	0
0	1	1	1	1	1	0
1	0	0	0	1	0	1
1	0	0	1	1	1	0
1	0	1	0	1	1	0
1	0	1	1	1	1	0
1	1	0	0	0	0	1
1	1	0	1	0	1	1
1	1	1	0	0	1	1
1	1	1	1	0	1	1



Α	В	С	W0	W1	W2
0	0	0	1	1	0
0	0	1	1	0	1
0	1	0	0	1	1
0	1	1	0	0	1
1	0	0	0	1	1
1	0	1	0	0	1
1	1	0	0	1	1
1	1	1	0	0	1



Α	В	С	D	W0	W1	W2	W3
0	0	0	0	1	1	1	1
0	0	0	1	1	1	0	1
0	0	1	0	1	1	0	1
0	0	1	1	1	1	0	1
0	1	0	0	1	1	1	1
0	1	0	1	1	1	0	1
0	1	1	0	1	1	0	1
0	1	1	1	1	1	0	1
1	0	0	0	0	1	1	1
1	0	0	1	0	1	0	1
1	0	1	0	0	1	0	1
1	0	1	1	0	1	0	1
1	1	0	0	0	1	1	1
1	1	0	1	0	1	0	1
1	1	1	0	0	0	0	1
1	1	1	1	0	0	0	1



## **Program Outline:**

```
# and put it in a similar object [time, signal, value]

Bo a depth first update

# POSSIBLE ISSUE # # # Check if this might put issues with chronological order

Create a minheap of the time objects

Output it to file

# GUI

# Note to self: always try to use data structure we learned

compare the currentTime+Delay and the time of the next gate

# Extra feature: Real time simulation
```

