```
module Counter8b (SW, KEY, HEX0, HEX1);
          input [1:0] SW;
input [1:0] KEY;
 3
 4
          output [6:0] HEXO, HEX1;
 5
 6
7
          wire [6:0] ANDGate;
         wire [7:0] Qout;
 8
         TFlipFlop ff0(SW[1], KEY[0], SW[0], Qout[0]);
10
          assign ANDGate [0] = SW[1] & Qout[0];
11
12
          TFlipFlop ff1(ANDGate \begin{bmatrix} 0 \end{bmatrix}, KEY \begin{bmatrix} 0 \end{bmatrix}, SW \begin{bmatrix} 0 \end{bmatrix}, Qout \begin{bmatrix} 1 \end{bmatrix});
13
          assign ANDGate[1] = ANDGate[0] & Qout[1];
14
15
         TFlipFlop ff2(ANDGate[1], KEY[0], SW[0], Qout[2]);
16
17
          assign ANDGate[2] = ANDGate[1] & Qout[2];
18
          TFlipFlop ff3(ANDGate[\frac{2}{2}], KEY[\frac{0}{2}], SW[\frac{0}{2}], Qout[\frac{3}{2}]);
19
          assign ANDGate[3] = ANDGate[2] & Qout[3];
20
21
22
23
24
          TFlipFlop ff4(ANDGate[3], KEY[0], SW[0], Qout[4]);
          assign ANDGate[4] = ANDGate[3] & Qout[4];
          TFlipFlop ff5(ANDGate[4], KEY[0], SW[0], Qout[5]);
25
          assign ANDGate[5] = ANDGate[4] & Qout[5];
26
27
         TFlipFlop ff6(ANDGate[5], KEY[0], SW[0], Qout[6]);
28
          assign ANDGate[6] = ANDGate[5] & Qout[6];
29
30
         TFlipFlop ff7(ANDGate [6], KEY [0], SW [0], Qout [7]);
31
32
         HexDecoder h0(Qout[3:0], HEX0);
33
         HexDecoder h1(Qout[7:4], HEX1);
34
35
      endmodule
36
37
      module TFlipFlop (T, clk, reset, Q);
38
          input T, clk, reset;
39
          output reg Q;
40
41
          always @(posedge clk)
42
         begin
             if (reset)
   Q <= 1'b0;</pre>
43
44
45
             else
46
                 Q \leftarrow Q \land T;
47
          end
48
      endmodule
49
50
51
52
53
54
55
56
57
      module HexDecoder (In, HEX);
         input [3:0] In;
output [6:0] HEX;
          assign c0 = In[0];
         assign c1 = In[1];
assign c2 = In[2];
          assign c3 = In[3];
58
59
          assign HEX[0] = (-c3 \& -c2 \& -c1 \& c0) + (-c3 \& c2 \& -c1 \& -c0) + (c3 \& -c2 \& c1 \& c0) +
      (c3 \& c2 \& \sim c1 \& c0);
60
          assign HEX[1] = (\sim c3 \& c2 \& \sim c1 \& c0) + (\sim c3 \& c2 \& c1 \& \sim c0) + (c3 \& \sim c2 \& c1 \& c0) + (
61
      c3 & c2 & ~c1 & ~c0) + (c3 & c2 & c1 & ~c0) + (c3 & c2 & c1 & c0);
62
63
          assign HEX[2] = (\sim c3 \& \sim c2 \& c1 \& \sim c0) + (c3 \& c2 \& \sim c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (
      c3 & c2 & c1 & c0);
64
65
          (c3 & ~c2 & ~c1 & c0) + (c3 & ~c2 & c1 & ~c0) + (c3 & c2 & c1 & c0);
66
67
          assign HEX[4] = (\sim c3 \& \sim c2 \& \sim c1 \& c0) + (\sim c3 \& \sim c2 \& c1 \& c0) + (\sim c3 \& c2 \& \sim c1 \& \sim c0) +
       (\sim c3 \& c2 \& \sim c1 \& c0) + (\sim c3 \& c2 \& c1 \& c0) + (c3 \& \sim c2 \& \sim c1 \& c0);
68
69
          assign HEX[5] = (\sim c3 \& \sim c2 \& \sim c1 \& c0) + (\sim c3 \& \sim c2 \& c1 \& \sim c0) + (\sim c3 \& \sim c2 \& c1 \& c0) +
       (\sim c3 \& c2 \& c1 \& c0) + (c3 \& c2 \& \sim c1 \& c0);
70
```

assign HEX[6] = (~c3 & ~c2 & ~c1 & ~c0) + (~c3 & ~c2 & ~c1 & c0) + (~c3 & c2 & ~c1 & c0) + (~c3 & c2 & ~c1 & ~c0); endmodule 71

72 73 74

Page 2 of 2 Revision: Counter8b