```
module DisplayCounter(SW, HEX0, CLOCK_50);
         input [9:0] SW;
 2
 3
         input CLOCK_50;
 4
         output [6:0] HEXO;
 5
 6
7
         wire [3:0] Q;
         wire enable;
 8
         wire [27:0] upperBound, counter;
 9
10
         reg reset;
reg [1:0] Sel;
11
12
13
         always @(*)
14
         begin
15
             reset= SW[9];
16
             Sel = SW[1:0];
17
         end
18
19
         GetFreq f(Sel, upperBound);
20
         RateDivider r(CLOCK_50, upperBound, enable,counter);
21
         counter4b c(enable, CLOCK_50, reset, Q);
22
         HexDecoder h0(Q, HEX0);
23
24
      endmodule
25
     module GetFreq(SW, upperBound);
26
27
         input [1:0] SW;
         output reg [27:0] upperBound;
always @(*)
28
29
30
             case(SW[1:0])
                2'b00: upperBound = 27'b0;
2'b01: upperBound = 27'b001011111010111100000111111;
2'b10: upperBound = 27'b010111110101111000001111111;
31
32
                 2'b11: upperBound = 27'b101111101011110000011111111;
33
34
             endcase
35
      endmodule
36
37
     module RateDivider(clk, upperBound, enable, counter);
38
         input clk;
39
         input [27:0] upperBound;
40
         output reg enable;
41
         output reg [27:0] counter;
42
         always @(posedge clk)
43
         begin
             if (counter === 27'bx)
44
45
             begin
46
                counter <= 27'b0;
47
             end
48
             else if (counter == upperBound)
49
             begin
50
                enable= 1'b1;
51
                counter \ll 27'b0;
52
53
54
55
56
             end
             else
                enable = 1'b0;
                 counter <= counter + 1 ;
57
             end
58
         end
59
60
      endmodule
61
62
     module counter4b(enable, clk, reset, q);
63
         input enable, clk, reset;
64
         output reg [3:0] q;
65
         always @(posedge clk)
         begin
66
67
             if (reset == 1'b1)
68
             begin
69
                q \ll 0;
70
             end
71
             else if (enable == 1'b1)
             begin
73
                q <= q + 1;
74
             end
75
         end
76
      endmodule
```

Date: October 23, 2019

```
78
79
                                 module HexDecoder (In, HEX);
                                                      input [3:0] In;
output [6:0] HEX;
80
81
82
83
                                                      assign c0 = In[0];
                                                      assign c1 = In[1];
84
85
                                                       assign c2 = In[2];
86
                                                       assign c3 = In[3];
87
                                                       assign HEX[0] = (-c3 \& -c2 \& -c1 \& c0) + (-c3 \& c2 \& -c1 \& -c0) + (c3 \& -c2 \& c1 \& c0) +
88
                                   (c3 \& c2 \& \sim c1 \& c0);
                                  assign HEX[1] = (^{\circ}C3 & C2 & ^{\circ}C1 & C0) + (^{\circ}C3 & C2 & C1 & ^{\circ}C0) + (C3 & ^{\circ}C2 & C1 & C0) + (C3 & C2 & C1 & C0);
89
                                                       assign HEX[2] = (\sim c3 \& \sim c2 \& c1 \& \sim c0) + (c3 \& c2 \& \sim c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c1 \& \sim c0) + (c3 \& c2 \& c1 \& \sim c1 \& \sim c0) + (c3 \& c2 \& \sim c1 \& \sim c1 \& \sim c0) + (c3 \& c2 \& \sim c1 \&
90
                                  c3 & c2 & c1 & c0);

assign HEX[3] = (~c3 & ~c2 & ~c1 & c0) + (~c3 & c2 & ~c1 & ~c0) + (~c3 & c2 & c1 & c0) +

(c3 & ~c2 & ~c1 & c0) + (c3 & ~c2 & c1 & ~c0) + (c3 & c2 & c1 & c0);

assign HEX[4] = (~c3 & ~c2 & ~c1 & c0) + (~c3 & ~c2 & c1 & c0) + (~c3 & c2 & ~c1 & ~c0) +
91
92
                                          (\sim c3 \& c2 \& \sim c1 \& c0) + (\sim c3 \& c2 \& c1 \& c0) + (c3 \& \sim c2 \& \sim c1 \& c0);
                                                      assign HEX[5] = (-c3 \& -c2 \& -c1 \& c0) + (-c3 \& -c2 \& c1 \& -c0) + (-c3 \& -c2 \& c1 \& c0) + (-c3 \& -c2 \& c1 & c0) + (-c3 \& -c2 & c1 & c0) + (-c3 \& -c2 & c1 & c0) + (-c3 & -c2 & c1 & c1) + (-c3 & -c2 & -c2) + (-c3 & -c2 & -c2) + (-c3 & -c2 & -c2) + (-c3 & -c2) + (-c3
93
                                          (~c3 & c2 & c1 & c0) + (c3 & c2 & ~c1 & c0);

assign HEX[6] = (~c3 & ~c2 & ~c1 & ~c0) + (~c3 & ~c2 & ~c1 & c0) + (~c3 & c2 & c1 & c0) +
94
                                           (c3 \& c2 \& \sim c1 \& \sim c0);
95
                                  endmodule
```

96