```
module proc(DIN, Resetn, Clock, Run, Done);
 2
3
         input [15:0] DIN;
         input Resetn, Clock, Run;
4
5
6
7
         output Done;
          reg [15:0] BusWires;
          reg [3:0] Sel; // BusWires selector
 8
          reg [0:7] Rin;
9
         reg [15:0] Sum;
10
         reg IRin, Done, Ain, Gin, AddSub;
11
         reg [2:0] Tstep_Q, Tstep_D;
12
         wire [2:0] III, rX, rY; // instruction opcode and register operands
         wire [0:7] xreg;
13
14
         wire [15:0] RO, R1, R2, R3, R4, R5, R6, R7, A;
15
         wire [15:0] G;
16
         wire [15:0] IR;
17
         wire IMM;
18
19
         assign III = IR[15:13];
20
         assign IMM = IR[12];
21
         assign rX = IR[11:9];
22
         assign rY = IR[2:0];
23
         dec3to8 decX (rx, xreg);
24
25
         parameter T0 = 3'b000, T1 = 3'b001, T2 = 3'b010, T3 = 3'b011;
26
27
         // Control FSM state table
28
         always @(Tstep_Q, Run, Done)
29
              case (Tstep_Q)
                      // data is loaded into IR in this time step
30
                  T0:
                      if (~Run) Tstep_D = T0;
31
32
                       else Tstep_D = T1;
33
                  T1: // some instructions end after this time step
                      if (Done) Tstep_D = T0;
34
35
                       else Tstep_D = T2;
36
                  T2: // always go to T3 after this
37
                      Tstep_D = T3;
38
                  T3: // instructions end after this time step
39
                      Tstep_D = T0;
40
                  default: Tstep_D = 3'bxxx;
41
             endcase
42
43
          /* OPCODE format: III M XXX DDDDDDDDD, where
44
                III = instruction, M = Immediate, XXX = rX.
         *
                If M = 0, DDDDDDDDD = 000000YYY = rY
45
46
                If M = 1, DDDDDDDDD = #D is the immediate operand
47
         *
         *
48
                    Instruction
                                  Description
            III M
49
50
            000 0: mv
                         rX, rY
                                  rx <- ry
         *
51
            000 1: m∨
                         rX,#D
                                  rX <- D (0 extended)
52
         *
            001 1: mvt
                         rx,#D
                                  rx <- D << 8
53
                         rx, ry
            010 0: add
                                  rX \leftarrow rX + rY
54
         *
            010 1: add
                         rX,#D
                                  rX < -rX + D
55
         *
            011 0: sub
                         rX,rY
                                  rX \leftarrow rX - rY
56
            011 1: sub
                         rX,#D
                                  rx <- rx - D */
         parameter mv = 3'b000, mvt = 3'b001, add = 3'b010, sub = 3'b011;
57
58
         // selectors for the BusWires multiplexer
59
         parameter Sel_R0 = 4'b0000, Sel_R1 = 4'b0001, Sel_R2 = 4'b0010,
     Sel_R3 = 4'b0011
60
              Sel_R4 = 4'b0100, Sel_R5 = 4'b0101, Sel_R6 = 4'b0110, Sel_R7 =
     4'b0111, Sel_G = 4'b1000,
```

120

if (!Resetn)

```
Date: January 20, 2020
                                            proc.v
   61
                  Sel_D /* immediate data */ = 4'b1001, Sel_D8 /* immediate data
         << 8 */ = 4'b1010;
             // Control FSM outputs
   62
   63
             always @(*) begin
                  // default values for control signals
Done = 1'b0; Ain = 1'b0; Gin = 1'b0; AddSub = 1'b0; IRin = 1'b0;
   64
   65
          Rin = 8'b0;
   66
                  Sel = 4'bxxxx;
                  case (Tstep_Q)
   67
   68
                      TO: // store instruction on DIN in IR
                           IRin = 1'b1;
   69
   70
                      T1: // define signals in T1
   71
                           case (III)
   72
                                mv: begin
   73
                                    if (IMM == 1'b0) Sel = rY;
   74
                                    else Sel = Sel_D;
   75
                                    Rin = Xreg;
   76
                                    Done = 1;
   77
                                end
   78
                                mvt: begin
   79
                                    Sel = Sel_D8;
   80
                                    Rin = Xreg;
   81
                                    Done = 1;
   82
                                end
   83
                                add, sub: begin
   84
                                    Sel = rX;
   85
                                    Ain = 1'b1;
   86
                                end
   87
                                default: ;
   88
                           endcase
   89
                      T2: // define signals T2
   90
                           case (III)
   91
                                add: begin
   92
                                    if (IMM == 1'b0) Sel = rY;
   93
                                    else Sel = Sel_D;
   94
                                    AddSub = 1'b0;
   95
                                    Gin = 1'b1;
   96
                                end
   97
                                sub: begin
                                    if (IMM == 1'b0) Sel = rY;
   98
   99
                                    else Sel = Sel_D;
  100
                                    AddSub = 1'b1;
  101
                                    Gin = 1'b1;
  102
                                end
  103
                                default: ;
  104
                           endcase
  105
                      T3: // define T3
  106
                           case (III)
  107
                                add, sub: begin
  108
                                    Sel = Sel_G;
  109
                                    Rin = Xreq;
  110
                                    Done = 1;
  111
                                end
  112
                                default: ;
  113
                           endcase
  114
                      default: :
  115
                  endcase
  116
             end
  117
  118
             // Control FSM flip-flops
  119
             always @(posedge Clock)
```

```
121
                    Tstep_Q <= T0;
122
                else
123
                    Tstep_Q <= Tstep_D;</pre>
124
125
           regn reg_0 (BusWires, Rin[0], Clock, R0);
           regn reg_1 (BusWires, Rin[1], Clock, R1);
126
           regn reg_2 (BusWires, Rin[2], Clock, R2);
127
           regn reg_3 (BusWires, Rin[3], Clock, R3); regn reg_4 (BusWires, Rin[4], Clock, R4); regn reg_5 (BusWires, Rin[5], Clock, R5); regn reg_6 (BusWires, Rin[6], Clock, R6);
128
129
130
131
132
           regn reg_7 (BusWires, Rin[7], Clock, R7);
133
134
           regn reg_A (BusWires, Ain, Clock, A);
135
           regn reg_IR (DIN, IRin, Clock, IR);
136
137
           // alu
138
           always @(*)
                if (!AddSub)
139
140
                     Sum = A + BusWires;
141
                else
142
                     Sum = A - BusWires :
143
           regn reg_G (Sum, Gin, Clock, G);
144
145
           // define the internal processor bus
146
           always @(*)
147
                case (Sel)
148
                    Sel_R0: BusWires = R0;
149
                     Sel_R1: BusWires = R1;
150
                    Sel_R2: BusWires = R2;
151
                     Sel_R3: BusWires = R3
152
                    Sel_R4: BusWires = R4
153
                     Sel_R5: BusWires = R5;
154
                     Sel_R6: BusWires = R6;
155
                    Sel_R7: BusWires = R7;
156
                    Sel_G: BusWires = G;
                    Sel_D: BusWires = \{7'b00000000, IR[8:0]\};
157
                    Sel_D8: Buswires = {IR[7:0], 8'b000000000};
158
159
                     160
                endcase
161
       endmodule
162
163
      module dec3to8(W, Y);
164
           input [2:0] W;
165
           output [0:7] Y;
           reg [0:7] Y;
166
167
168
           always @(*)
169
                case (W)
                     3'b000: Y = 8'b10000000:
170
171
                     3'b001: Y = 8'b01000000
172
                     3'b010: Y = 8'b00100000
173
                     3'b011: Y = 8'b00010000
                     3'b100: Y = 8'b00001000
174
175
                     3'b101: Y = 8'b00000100
176
                     3'b110: Y = 8'b00000010:
                     3'b111: Y = 8'b00000001;
177
                endcase
178
       endmodule
179
180
181
      module regn(R, Rin, Clock, Q);
182
           parameter n = 16;
```