

```

1  module proc(DIN, Resetn, Clock, Run, Done);
2      input [15:0] DIN;
3      input Resetn, Clock, Run;
4      output Done;
5
6      reg [15:0] BusWires;
7      reg [3:0] Sel; // BusWires selector
8      reg [0:7] Rin;
9      reg [15:0] Sum;
10     reg IRin, Done, Ain, Gin, AddSub;
11     reg [2:0] Tstep_Q, Tstep_D;
12     wire [2:0] III, rX, rY; // instruction opcode and register operands
13     wire [0:7] Xreg;
14     wire [15:0] R0, R1, R2, R3, R4, R5, R6, R7, A;
15     wire [15:0] G;
16     wire [15:0] IR;
17     wire IMM;
18
19     assign III = IR[15:13];
20     assign IMM = IR[12];
21     assign rX = IR[11:9];
22     assign rY = IR[2:0];
23     dec3to8 decX (rX, Xreg);
24
25     parameter T0 = 3'b000, T1 = 3'b001, T2 = 3'b010, T3 = 3'b011;
26
27     // Control FSM state table
28     always @(Tstep_Q, Run, Done)
29         case (Tstep_Q)
30             T0: // data is loaded into IR in this time step
31                 if (~Run) Tstep_D = T0;
32                 else Tstep_D = T1;
33             T1: // some instructions end after this time step
34                 if (Done) Tstep_D = T0;
35                 else Tstep_D = T2;
36             T2: // always go to T3 after this
37                 Tstep_D = T3;
38             T3: // instructions end after this time step
39                 Tstep_D = T0;
40             default: Tstep_D = 3'bxxx;
41         endcase
42
43     /* OPCODE format: III M XXX DDDDDDDDD, where
44     *     III = instruction, M = Immediate, XXX = rX.
45     *     If M = 0, DDDDDDDDD = 000000YYY = rY
46     *     If M = 1, DDDDDDDDD = #D is the immediate operand
47     *
48     *     III M  Instruction  Description
49     *     --- -  -
50     *     000 0: mv    rX,rY    rX <- rY
51     *     000 1: mv    rX,#D    rX <- D (0 extended)
52     *     001 1: mvt   rX,#D    rX <- D << 8
53     *     010 0: add   rX,rY    rX <- rX + rY
54     *     010 1: add   rX,#D    rX <- rX + D
55     *     011 0: sub   rX,rY    rX <- rX - rY
56     *     011 1: sub   rX,#D    rX <- rX - D */
57     parameter mv = 3'b000, mvt = 3'b001, add = 3'b010, sub = 3'b011;
58     // selectors for the BusWires multiplexer
59     parameter Sel_R0 = 4'b0000, Sel_R1 = 4'b0001, Sel_R2 = 4'b0010,
60     Sel_R3 = 4'b0011,
61     Sel_R4 = 4'b0100, Sel_R5 = 4'b0101, Sel_R6 = 4'b0110, Sel_R7 =
62     4'b0111, Sel_G = 4'b1000,

```

```

61         Sel_D /* immediate data */ = 4'b1001, Sel_D8 /* immediate data
62     << 8 */ = 4'b1010;
63     // Control FSM outputs
64     always @(*) begin
65         // default values for control signals
66         Done = 1'b0; Ain = 1'b0; Gin = 1'b0; AddSub = 1'b0; IRin = 1'b0;
67         Rin = 8'b0;
68         Sel = 4'bxxxx;
69         case (Tstep_Q)
70             T0: // store instruction on DIN in IR
71                 IRin = 1'b1;
72             T1: // define signals in T1
73                 case (III)
74                     mv: begin
75                         if (IMM == 1'b0) Sel = rY;
76                         else Sel = Sel_D;
77                         Rin = Xreg;
78                         Done = 1;
79                     end
80                     mvt: begin
81                         Sel = Sel_D8;
82                         Rin = Xreg;
83                         Done = 1;
84                     end
85                     add, sub: begin
86                         Sel = rX;
87                         Ain = 1'b1;
88                     end
89                     default: ;
90             endcase
91             T2: // define signals T2
92                 case (III)
93                     add: begin
94                         if (IMM == 1'b0) Sel = rY;
95                         else Sel = Sel_D;
96                         AddSub = 1'b0;
97                         Gin = 1'b1;
98                     end
99                     sub: begin
100                         if (IMM == 1'b0) Sel = rY;
101                         else Sel = Sel_D;
102                         AddSub = 1'b1;
103                         Gin = 1'b1;
104                     end
105                     default: ;
106             endcase
107             T3: // define T3
108                 case (III)
109                     add, sub: begin
110                         Sel = Sel_G;
111                         Rin = Xreg;
112                         Done = 1;
113                     end
114                     default: ;
115             endcase
116         default: ;
117     endcase
118 end
119 // Control FSM flip-flops
120 always @(posedge Clock)
121     if (!Resetn)

```

```

121         Tstep_Q <= T0;
122     else
123         Tstep_Q <= Tstep_D;
124
125     regn reg_0 (BusWires, Rin[0], Clock, R0);
126     regn reg_1 (BusWires, Rin[1], Clock, R1);
127     regn reg_2 (BusWires, Rin[2], Clock, R2);
128     regn reg_3 (BusWires, Rin[3], Clock, R3);
129     regn reg_4 (BusWires, Rin[4], Clock, R4);
130     regn reg_5 (BusWires, Rin[5], Clock, R5);
131     regn reg_6 (BusWires, Rin[6], Clock, R6);
132     regn reg_7 (BusWires, Rin[7], Clock, R7);
133
134     regn reg_A (BusWires, Ain, Clock, A);
135     regn reg_IR (DIN, IRin, Clock, IR);
136
137     // alu
138     always @(*)
139         if (!AddSub)
140             Sum = A + BusWires;
141         else
142             Sum = A - BusWires;
143     regn reg_G (Sum, Gin, Clock, G);
144
145     // define the internal processor bus
146     always @(*)
147         case (Sel)
148             Sel_R0: BusWires = R0;
149             Sel_R1: BusWires = R1;
150             Sel_R2: BusWires = R2;
151             Sel_R3: BusWires = R3;
152             Sel_R4: BusWires = R4;
153             Sel_R5: BusWires = R5;
154             Sel_R6: BusWires = R6;
155             Sel_R7: BusWires = R7;
156             Sel_G: BusWires = G;
157             Sel_D: BusWires = {7'b00000000, IR[8:0]};
158             Sel_D8: BusWires = {IR[7:0], 8'b00000000};
159             default: BusWires = 16'bxxxxxxxxxxxxxxxx;
160         endcase
161 endmodule
162
163 module dec3to8(W, Y);
164     input [2:0] W;
165     output [0:7] Y;
166     reg [0:7] Y;
167
168     always @(*)
169         case (W)
170             3'b000: Y = 8'b10000000;
171             3'b001: Y = 8'b01000000;
172             3'b010: Y = 8'b00100000;
173             3'b011: Y = 8'b00010000;
174             3'b100: Y = 8'b00001000;
175             3'b101: Y = 8'b00000100;
176             3'b110: Y = 8'b00000010;
177             3'b111: Y = 8'b00000001;
178         endcase
179 endmodule
180
181 module regn(R, Rin, Clock, Q);
182     parameter n = 16;

```

```
183     input [n-1:0] R;  
184     input Rin, Clock;  
185     output [n-1:0] Q;  
186     reg [n-1:0] Q;  
187  
188     always @(posedge Clock)  
189         if (Rin)  
190             Q <= R;  
191 endmodule  
192
```