

AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING

Project 2 Report

Name: Hazem Hamada Abdellatif Mohamed.

ID: 16p3100.

Group1, Section1.

Email: zomahamada.hh@gmail.com.

Program: Computer Engineering and Software Systems.

In the previous part of the project, we obtained a golden FSM for digital access control system description (High-Level Design) and developed a test bench for verification. In this part of the project we will complete the Low-Level Synthesis and Design for test (DFT) using the alliance tool.

The **ALLIANCE** tools used are:

- **syf**: Finite State Machine synthesizer
- **boom:** BOOlean Minimization.
- **boog:** Library Binding.
- **loon**: Local optimizations of Nets.
- **xsch:** Graphical netlist viewer.
- **flatbeh:** Behavioral from Structural.
- **proof:** Formal Verification.
- scapin: Scan-path insertion (DFT).

•

In addition to **ModelSim** for simulation.

First of all we use the syf tool for state encoding to our behavioural model

```
> syf -CEV -a <fsm_source>
# Encoding figure "dacs" # Encoding figure "dacs"
-dacs a 3
                             -dacs j 3
se
    0
                                 0
sf
     7
                             sf
                                 7
    3
                             s5
                                 1
s5
s0
    4
                             s0
                                 2
     2
                                 4
sa
                             sa
s6
    6
                             s6
                                 6
                                 3
s2
                             s2
     1
                                 5
    5
SS
                              # Encoding figure "dacs"
# Encoding figure "dacs"
-dacs m 3
                              -dacs o 8
    0
                                   0
                                       1
se
                              sf
                                   1
                                       2
sf
    7
                                       4
    2
                              s5
                                   2
s5
                                   3
                                       8
s0
    4
                              s0
sa
    5
                              sa
                                  4
                                       10
                                   5
                                       20
s6
    6
                              s6
s2
    1
                              s2
                                   6
                                       40
SS
                              SS
                                       80
# Encoding figure "dacs"
-dacs r 3
    6
se
sf
    0
s5
    2
s0
    1
sa
    3
s6
    5
s2
SS
```

After the syf tool we used the boom tool for Boolean optimization for each encoding case which gives different structural models.

```
>boom -V -d <optimization_%> <vbe_source> <vbe_destination>
```

Number of literals:

State encoding	Number of literals in initial	Number of literals in final	
	cost	cost	
Sdeta	133	74	
Sdetj	133	73	
Sdetm	133	76	
Sdeto	142	90	
sdetr	133	92	

After that we lunch the boog tool for logical synthesizing for the .vst files and choosing the optimization parameters in the paramfile, we launch **BOOG** on different *netlists* to observe **SYF** options influence (different state encoding techniques).

```
> boog -l paramfile <vbe_source>
```

Param file:

```
## set the Optimization Mode (0..4)
     ## 0 : full area optimization
     ## 2 : 50% area, 50% delay
     ## 4 : full delay optimization
     #M{2}
     ## set the Optimization Level (1..5)
     ## 1 : poor optimization - small computation time
     ## 5 : best optimization - long computation time
     #L{3}
11
12
     ## External Output Capacitance (in fF)
13
     #C{
     door:100;
15
     alarm:100;
     }
17
```

After the boog tool we lunch the loon tool for optimizing the gate level design for all the state encoding cases and then choosing only one state encoding to complete the rest of the project with it:

```
>loon <vst_source> <vst_destination> paramfile
```

For the sdeta encoding case:

Sdeta_b (before	deta_b (before loon) Sdeta_b_l (after loon)		ter loon)	
inv_x2: 8 (9%)		inv_x2: 7 (7%)		
na2_x1: 6 (9%)		na2_x1: 6 (8%)		
o3_x2: 4 (9%)	o3_x2: 4 (9%)		o3_x2: 4 (8%)	
no3_x1: 4 (7%)		no3_x1: 4 (7%)		
na3_x1: 3 (5%)		na3_x1: 3 (5%)		
sff1_x4: 3 (21%)		sff1_x4: 3 (19%)		
nao22_x1: 3 (7%))	nao22_x1: 3 (6%))	
no2_x1: 3 (4%)		no2_x1: 3 (4%)		
a2_x2: 3 (5%)		a2_x2: 3 (5%)		
on12_x1: 2 (3%)		buf_x2: 2 (2%)		
no4_x1: 2 (4%)		on12_x1: 2 (3%)		
oa22_x2: 1 (2%)		buf_x4: 1 (1%)		
nmx2_x1: 1 (2%)		no4_x4: 1 (3%)		
ao22_x2: 1 (2%)		oa22_x2: 1 (2%)		
an12_x1: 1 (1%)		nmx2_x1: 1 (2%)		
o2_x2: 1 (1%)		ao22_x2: 1 (2%)		
total	46	total	49	
Delay=2387ps	Area=64250	Delay=2237ps	Area=68750	

For the sdetj encoding case:

Sdetj_b (before loon)		Sdetj_b_l (after loon)			
inv_x2: 7 (8%)		inv_x2: 7 (8%)			
na3_x1: 6 (11%)		na3_x1: 6 (11%)			
o2_x2: 5 (9%)	o2_x2: 5 (9%)		o2_x2: 5 (9%)		
na2_x1: 4 (6%)		na2_x1: 4 (6%)			
sff1_x4: 3 (21%)		sff1_x4: 3 (21%)			
on12_x1: 3 (5%)		on12_x1: 3 (5%)			
o3_x2: 3 (7%)		o3_x2: 3 (7%)			
nao22_x1: 2 (4%)		nao22_x1: 2 (4%)			
na4_x1: 1 (2%)		na4_x1: 1 (2%)			
no3_x1: 1 (1%)		no3_x1: 1 (1%)			
o4_x2: 1 (2%)		o4_x2: 1 (2%)			
a2_x2: 1 (1%)		a2_x2: 1 (1%)			
no2_x1: 1 (1%)		no2_x1: 1 (1%)			
ao22_x2: 1 (2%)		ao22_x2: 1 (2%)			
xr2_x1: 1 (3%)		xr2_x1: 1 (3%)			
oa22_x2: 1 (2%)		oa22_x2: 1 (2%)			
total	44	total	44		
Delay=2042ps	Area=64250	Delay=2042ps	Area=64250		

For the sdetm encoding case:

Sdetm_b (before	re loon)	Sdetm_b_l (at	fter loon)	
inv_x2: 12 (13%)		inv_x2: 11 (12%)		
na3_x1: 7 (13%)		na3_x1: 7 (13%)		
o2_x2: 5 (9%)	o2_x2: 5 (9%)		o2_x2: 5 (9%)	
na4_x1: 3 (6%)		na4_x1: 3 (6%)		
no3_x1: 3 (5%)		no3_x1: 3 (5%)		
sff1_x4: 3 (20%)		sff1_x4: 3 (20%)		
on12_x1: 2 (3%)		on12_x1: 2 (3%)		
nao22_x1: 2 (4%)	nao22_x1: 2 (4%)		
ao22_x2: 2 (4%)		ao22_x2: 2 (4%)		
no4_x1: 2 (4%)		no4_x1: 2 (4%)		
na2_x1: 1 (1%)		buf_x2: 1 (1%)		
nxr2_x1: 1 (3%)		inv_x1: 1 (1%)		
no2_x1: 1 (1%)		na2_x1: 1 (1%)		
o3_x2: 1 (2%)		nxr2_x1: 1 (3%)		
an12_x1: 1 (1%)		no2_x1: 1 (1%)		
oa22_x2: 1 (2%)		o3_x2: 1 (2%)		
total	47	total	48	
Delay=1953ps	Area=65750	Delay=1936ps	Area=66750	

For the sdeto encoding case:

Sdeto_b (befor		Sdeto_b_l (after loon)		
inv_x2: 10 (8%)			inv_x2: 10 (8%)	
sff1_x4: 8 (39%)		sff1_x4: 8 (39%)		
no3_x1: 6 (8%)		no3_x1: 6 (8%)		
no2_x1: 6 (6%)	%) no2_x1: 6 (6%)			
a2_x2: 5 (6%)	a2_x2: 5 (6%)		a2_x2: 5 (6%)	
na4_x1: 5 (8%)		na4_x1: 5 (8%)		
na2_x1: 5 (5%)		na2_x1: 5 (5%)		
ao22_x2: 2 (3%)		ao22_x2: 2 (3%)		
oa22_x2: 1 (1%)		buf_x2: 1 (1%)		
oa2ao222_x2: 1 (2%)		oa22_x2: 1 (1%)		
nao2o22_x1: 1 (1%)		oa2ao222_x2: 1 (2%)		
o4_x2: 1 (1%)		nao2o22_x1: 1 (1%)		
noa22_x1: 1 (1%)		o4_x2: 1 (1%)		
a4_x2: 1 (1%)		noa22_x1: 1 (1%)		
on12_x1: 1 (1%)		a4_x2: 1 (1%)		
inv_x2: 10 (8%)		on12_x1: 1 (1%)		
total	54	total	55	
Delay=2661ps	Area=90750	Delay=2603ps	Area=91750	


For the sdetr encoding case:

Sdetr_b (before	Sdetr_b (before loon)		er loon)
inv_x2: 8 (7%)		inv_x2: 7 (6%)	
na2_x1: 6 (7%)		na2_x1: 6 (7%)	
o2_x2: 5 (8%)		o2_x2: 5 (7%)	
no4_x1: 4 (7%)		no4_x1: 4 (7%)	
no2_x1: 4 (5%)		no2_x1: 4 (5%)	
nao22_x1: 4 (7%)		nao22_x1: 4 (7%)	
na3_x1: 3 (4%)		na3_x1: 3 (4%)	
no3_x1: 3 (4%)		no3_x1: 3 (4%)	
sff1_x4: 3 (17%)		sff1_x4: 3 (17%)	
a2_x2: 3 (4%)		a2_x2: 3 (4%)	
oa22_x2: 3 (5%)		oa22_x2: 3 (5%)	
noa22_x1: 2 (3%)		noa22_x1: 2 (3%)	
on12_x1: 2 (3%)		on12_x1: 2 (3%)	
a4_x2: 2 (4%)		a4_x2: 2 (4%)	
noa2ao222_x1: 1 (2%)		buf_x2: 1 (1%)	
xr2_x1: 1 (2%)		noa2ao222_x1: 1 (2%)	
total	55	total	56
Delay=2545ps	Area=77750	Delay=2497ps	Area=79000

We would choose the <u>sdeti</u> implementation as is has the minimum number of components, so it has the minimum number of components, area, and delay.


We will use the xfsm tool to visualize the state diagram of the circuit:






And then use the xsch tool to visualize the circuit it self:

Before the loon:



After the loon:





And then Make a formal comparison of our netlist with the original behavioural file resulting from **SYF** using the proof and flatbeh tools.

>flatbeh <vst_source> <vbe_dest>

The obtained gate-level netlist has been functionally verified. Standard-cell delay has been ignored during all the above steps. Note that both **BOOG** and **LOON** synthesis and optimization tools have estimated the critical path delay. It should be easy to verify that this delay is less than the required clock period. It is time now for a delay simulation to double-check the speed performance.

Validate the synthesis results using **ModelSim** using the same test bench and assertions which was used to validate the initial behavioural FSM





As shown in the wave form snap shot that there is some delay between the behavioural output (door ,alarm) and the actual structural output(door2, alarm2) this is the delay of the components in the circuit.

With the **SCAPIN** tool, we can insert a scan-path into the netlist. The scan-path allows the designer to observe in test mode the stored values of all registers of the circuit. The path is created by changing each register into a mux_register (i.e. by inserting a multiplexer in front of all registers) and connecting them in series.

Prepare a ".path" file. Open the gate-level netlist file obtained from synthesis ".vst", search for registers. Register component name in Alliance standard cell library is "sff1". Then put them in the ".path" file as follows:


```
1 BEGIN_PATH_REG
2 dacs_cs_0_ins
3 dacs_cs_1_ins
4 dacs_cs_2_ins
5 END_PATH_REG
6
7
8 BEGIN_CONNECTOR
9 SCAN_IN scanin
10 SCAN_OUT scanout
11 SCAN_TEST test
12 END_CONNECTOR
```

where dasc_cs_0_ins, dacs_cs_1_ins and dacs_cs_2_ins are the registers in the input netlist (.vst) file that will be placed in the scan-path.

Insert a scan-path connecting all the design registers with the following command:


```
>scapin -VRB <vst_source> <path_file> <vst_dest>
```

Then use xsch tool to visualize the resulting netlist:




Extend the original testbench to test the scan-path and simulate with **ModelSim**.

Test=0:



Test=1:



Appendix:

Delay test bench code:

```
LIBRARY sxlib_ModelSim;
entity tb2 is
end entity tb2;
architecture test of tb2 is
component dacs is
port(vdd,clk,vss,reset,daytime: in bit;
       code: in bit_vector(3 downto 0);
       door, alarm: out bit);
end component dacs;
component sdetj_b_l is
 port (
   vdd
         : in
                 bit;
   clk
         : in
                bit;
         : in
                bit;
   VSS
   reset : in
                 bit:
   daytime: in
                   bit;
   code : in
                 bit_vector(3 downto 0);
   door : out
                  bit;
   alarm: out
                  bit
);
end component sdetj_b_l;
signal vdd,vss,clk,reset,daytime,door,alarm:bit;
signal code:bit_vector(3 downto 0);
signal reset2,daytime2,door2,alarm2:bit;
signal code2:bit_vector(3 downto 0);
constant clk_period : time := 100ns;
for dut:dacs use entity work.dacs(behav);
for dut2:sdetj b l use entity work.sdetj b l(structural);
begin
dut:dacs port map(vdd,clk,vss,reset,daytime,code,door,alarm);
dut2:sdeti_b_l port map(vdd,clk,vss,reset2,daytime2,code2,door2,alarm2);
clk_process :process
  begin
    clk <= '0';
     wait for clk period/2;
     clk <= '1';
     wait for clk_period/2;
 end process;
```

```
p:process
begin
--happy scenario test.
reset<='1';
reset2<='1';
wait for clk_period;
reset<='0';
daytime<='0';
code<="0010";
reset2<='0';
daytime2<='0';
code2<="0010";
wait for clk_period;
code<="0110";
code2<="0110";
wait for clk_period;
code<="1010";
code2<="1010";
wait for clk_period;
code<="0000";
code2<="0000";
wait for clk_period;
code<="0101";
code2<="0101";
wait for 2*clk_period;
assert door=door2 and alarm=alarm2
report "happy scenario error"
severity error;
wait for clk_period;
--alarm scenario 1 test.
reset<='1';
reset2<='1';
wait for clk_period;
reset<='0';
code<="0000";
reset2<='0';
code2<="0000";
wait for clk_period;
assert door=door2 and alarm=alarm2
report "alarm scenario 1 error"
severity error;
wait for clk_period;
--alarm scenario 2 test.
reset<='1';
reset2<='1';
wait for clk_period;
reset<='0';
```

```
code<="0010";
reset2<='0';
code2<="0010";
wait for clk_period;
code<="0110";
code2<="0110";
wait for clk_period;
code<="1010";
code2<="1010";
wait for clk_period;
code<="0000";
code2<="0000";
wait for clk_period;
code<="0000";
code2<="0000";
wait for clk_period;
assert door=door2 and alarm=alarm2
report "alarm scenario 2 error"
severity error;
wait for clk_period;
--daytime happy scenario 1 test.
reset<='1';
daytime<='1';
reset2<='1';
daytime2<='1';
wait for clk_period;
reset <= '0';
code<="1101";
reset2<='0';
code2<="1101";
wait for clk_period;
assert door=door2 and alarm=alarm2
report "daytime happy scenario 1 error"
severity error;
wait for clk_period;
--daytime happy scenario 2 test.
reset<='1';
reset2<='1';
wait for clk_period;
reset<='0';
code<="0010";
reset2<='0';
code2<="0010";
wait for clk_period;
code<="0110";
code2<="0110";
wait for clk_period;
code<="1010";
```

```
code2<="1010";
wait for clk_period;
code<="1101";
code2<="1101";
wait for clk_period;
assert door=door2 and alarm=alarm2
report "daytime happy scenario 2 error"
severity error;
wait for clk_period;
--daytime happy scenario 3 test.
reset<='1';
reset2<='1';
wait for clk_period;
reset<='0';
code<="0010";
reset2<='0';
code2<="0010";
wait for clk_period;
code<="0110";
code2<="0110";
wait for clk_period;
code<="1010";
code2<="1010";
wait for clk_period;
code<="0000";
code2<="0000";
wait for clk_period;
code<="0101";
code2<="0101":
wait for 2*clk_period;
assert door=door2 and alarm=alarm2
report "daytime happy scenario 3 error"
severity error;
wait for clk_period;
--alarm scenario 3 test.
reset<='1';
daytime<='1';
reset2<='1';
daytime2<='1';
wait for clk_period;
reset <= '0';
code<="0000";
reset2<='0';
code2<="0000";
wait for clk_period;
assert door=door2 and alarm=alarm2
report "alarm scenario 3 error"
severity error;
```

```
wait for clk_period;
wait;
end process p;
end architecture test;
```

Scan test bench:

```
LIBRARY sxlib_ModelSim;
entity tb3 is
end entity tb3;
architecture test of tb3 is
component dacs is
port( vdd : in
                  bit;
   clk
        : in
                bit;
        : in
                bit;
   VSS
   reset : in
                bit;
   daytime: in
                  bit;
                 bit_vector(3 downto 0);
   code : in
   door : out
                 bit;
   alarm : out
                  bit
end component dacs;
component sdetj_scan is
 port (
   vdd
         : in
                bit;
   clk
         : in
                bit;
   VSS
         : in
                bit;
   reset : in
                bit;
   daytime: in
                  bit;
                 bit_vector(3 downto 0);
   code: in
   door : out
                 bit;
   alarm: out
                  bit;
   scanin: in
                 bit;
   test: in
                bit;
   scanout: out
                  bit
end component sdetj_scan;
```


```
signal sequence: bit_vector(19 downto 0);
signal vdd, vss, clk, reset, daytime, door, alarm: bit;
signal code:bit_vector(3 downto 0);
signal reset2,daytime2,door2,alarm2,scanin,test,scanout:bit;
signal code2:bit vector(3 downto 0);
constant clk_period : time := 100ns;
for dut:dacs use entity work.dacs(behav);
for dut2:sdetj_scan use entity work.sdetj_scan(structural);
begin
dut:dacs port map(vdd,clk,vss,reset,daytime,code,door,alarm);
dut2:sdeti_scan port
map(vdd,clk,vss,reset2,daytime2,code2,door2,alarm2,scanin,test,scanout);
clk process :process
 begin
    clk <= '0';
    wait for clk_period/2;
    clk <= '1':
    wait for clk_period/2;
 end process;
p:process
begin
----test off
test<='0';
--happy scenario test.
reset<='1';
reset2<='1';
wait for clk period;
reset<='0';
daytime<='0';
code<="0010";
reset2<='0';
daytime2<='0';
code2<="0010";
wait for clk_period;
code<="0110";
code2<="0110";
wait for clk_period;
code<="1010";
code2<="1010";
wait for clk_period;
code<="0000";
code2<="0000";
wait for clk_period;
code<="0101";
code2<="0101";
wait for 2*clk_period;
assert door=door2 and alarm=alarm2
```

```
report "happy scenario error"
severity error;
wait for clk_period;
--alarm scenario 1 test.
reset<='1';
reset2<='1';
wait for clk_period;
reset<='0';
code<="0000";
reset2<='0';
code2<="0000";
wait for clk_period;
assert door=door2 and alarm=alarm2
report "alarm scenario 1 error"
severity error;
wait for clk_period;
--alarm scenario 2 test.
reset<='1';
reset2<='1';
wait for clk_period;
reset<='0';
code<="0010";
reset2<='0';
code2<="0010";
wait for clk_period;
code<="0110";
code2<="0110";
wait for clk period;
code<="1010";
code2<="1010";
wait for clk period;
code<="0000";
code2<="0000";
wait for clk_period;
code<="0000";
code2<="0000";
wait for clk_period;
assert door=door2 and alarm=alarm2
report "alarm scenario 2 error"
severity error;
wait for clk_period;
--daytime happy scenario 1 test.
reset<='1';
daytime<='1';
reset2<='1';
daytime2<='1';
wait for clk_period;
```

```
reset<='0';
code<="1101";
reset2<='0';
code2<="1101";
wait for clk_period;
assert door=door2 and alarm=alarm2
report "daytime happy scenario 1 error"
severity error;
wait for clk_period;
--daytime happy scenario 2 test.
reset<='1';
reset2<='1';
wait for clk_period;
reset<='0';
code<="0010";
reset2<='0';
code2<="0010";
wait for clk_period;
code<="0110";
code2<="0110";
wait for clk_period;
code<="1010";
code2<="1010";
wait for clk_period;
code<="1101";
code2<="1101";
wait for clk_period;
assert door=door2 and alarm=alarm2
report "daytime happy scenario 2 error"
severity error;
wait for clk_period;
--daytime happy scenario 3 test.
reset<='1';
reset2<='1';
wait for clk_period;
reset<='0';
code<="0010";
reset2<='0';
code2<="0010";
wait for clk_period;
code<="0110";
code2<="0110";
wait for clk period;
code<="1010";
code2<="1010";
wait for clk period;
code<="0000";
code2<="0000";
```

```
wait for clk_period;
code<="0101";
code2<="0101";
wait for 2*clk_period;
assert door=door2 and alarm=alarm2
report "daytime happy scenario 3 error"
severity error;
wait for clk_period;
--alarm scenario 3 test.
reset<='1';
daytime<='1';
reset2<='1';
daytime2<='1';
wait for clk_period;
reset<='0';
code<="0000";
reset2<='0':
code2<="0000";
wait for clk_period;
assert door=door2 and alarm=alarm2
report "alarm scenario 3 error"
severity error;
wait for clk_period;
-----test on
reset2<='1';
wait for clk_period;
reset2<='0';
daytime2<='0';
sequence<="00100110101000000101";
test<='1';
for i in 0 to sequence'length-1 loop
       scanin<=sequence(i);</pre>
       wait for clk_period;
       if i > = 3 then
              assert scanout=sequence(i-2)
              report "scanout doesn't follow scanin"
              severity error;
       end if;
end loop;
wait;
end process p;
end architecture test;
```

Scan output:




SCAn Path INsertion

Alliance CAD System 5.0 20090901, scapin 5.0 Copyright (c) 2000-2019, ASIM/LIP6/UPMC Ludovic Jacomme Author(s): Contributor(s): Ilhem Kazi Tani E-mail : alliance-users@asim.lip6.fr

- --> Parse parameter file /usr/lib64/alliance/etc/sxlib.scapin
- --> Parse path file scan
- --> Compile Structural file sdetr
- --> Insert Scan Path
 - > Replace register dacs_cs_0_ins (sff1_x4) by a reg-mux (sff2_x4)
 - > Replace register dacs_cs_1_ins (sff1_x4) by a reg-mux (sff2_x4)
- > Replace register dacs_cs_2_ins (sff1_x4) by a reg-mux (sff2_x4) Insert a buffer (buf_x2) before the port scanout --> Save Structural file sdetr_scan

Proof output:



Flatbeh output:

```
## CONTROLLED ##
```

```
Loading './sdetj_b.vst'
flattening figure sdetj_b
loading a4_x2
loading an12_x1
loading inv_x2
loading no4_x1
loading oa22_x2
loading x2_x1
loading x2_x1
loading a022_x2
loading no2_x1
loading a02_x2
loading no2_x1
loading a02_x2
loading a04_x2
loading a04_x2
loading oa4_x2
loading oa12_x1
loading oa12_x1
loading oa12_x1
loading oa12_x1
loading oa12_x1
loading oa12_x1
loading no3_x1
loading no4_x1
loading no4_x1
loading na2_x1
Restoring array's orders
BEH: Saving 'sdetj_b_net' in a vhdl file (vbe)
```

.path file:

```
1 BEGIN_PATH_REG
2 dacs_cs_0_ins
3 dacs_cs_1_ins
4 dacs_cs_2_ins
5 END_PATH_REG
6
7
8 BEGIN_CONNECTOR
9 SCAN_IN scanin
10 SCAN_OUT scanout
11 SCAN_TEST test
12 END_CONNECTOR
```

Paramfile:

```
## set the Optimization Mode (0..4)
     ## 0 : full area optimization
     ## 2 : 50% area, 50% delay
     ## 4 : full delay optimization
     #M{2}
     ## set the Optimization Level (1...5)
     ## 1 : poor optimization - small computation time
     ## 5 : best optimization - long computation time
     #L{3}
11
     ## External Output Capacitance (in fF)
12
     #C{
13
     door:100;
14
15
     alarm:100;
     }
17
```

Makefile:

```
vhd_to_fsm:
       rename .vhd .fsm *.vhd
sdeta.vbe: sdet.fsm
       @echo "Encoding -a -> $@"
       syf -CEV -a sdet
sdeto.vbe: sdet.fsm
       @echo "Encoding -o -> $@"
       syf -CEV -o sdet
sdetj.vbe: sdet.fsm
       @echo "Encoding -j -> $@"
       syf -CEV -j sdet
sdetr.vbe: sdet.fsm
       @echo "Encoding -r -> $@"
       syf -CEV -r sdet
sdetm.vbe: sdet.fsm
       @echo "Encoding -m -> $@"
       syf -CEV -m sdet
all: sdeta.vbe\
       sdeto.vbe\
       sdetr.vbe\
       sdetj.vbe\
       sdetm.vbe
sdet_boom: sdeta_b.vbe\
              sdeto_b.vbe\
              sdetr_b.vbe\
              sdetj_b.vbe\
              sdetm b.vbe
%_b.vbe: %.vbe
       @echo "Boolean Optimization -> $@"
       boom -V -d 50 $* $*_b >$*_boom.out
sdet_boog: sdeta_b.vst\
              sdeto\_b.vst\
              sdetr\_b.vst
              sdetj_b.vst\
              sdetm_b.vst
%.vst: %.vbe paramfile.lax
       @echo " Logical Synthesis -> $@"
       boog -x 1 -l paramfile $* > $*_boog.out
```

```
sdet_loon: sdeta_b_l.vst\
              sdeto_b_l.vst\
              sdetr_b_l.vst\
              sdetj_b_l.vst\
              sdetm_b_l.vst
%_l.vst: %.vst paramfile.lax
       @echo " Netlist Optimization -> $@"
       loon -x 1 $* $*_l paramfile > $*_loon.out
sdet_proof : sdeta_b_net.vbe sdetj_b_net.vbe sdetm_b_net.vbe \
                     sdeto_b_net.vbe sdetr_b_net.vbe
%_b_net.vbe : %_b.vst %.vbe
       @echo " Formal checking -> $@ "
       flatbeh $*_b $*_b_net > $*_flatbeh.out
       proof -d $* $*_b_net > $*_proof.out
%_scan.vst : %.vst scan.path
       @echo " scan-path insertion -> $@ "
       scapin -VRB $* scan $*_scan > scapin.out
clean:
       rm -f *.vbe *.enc *~
```