# PROJECT: ALLIANCE DESIGN FLOW

Ain Shams University

# PART 3 Physical Synthesis

Frederic AK

Kai-shing LAM

Modified by LJ
Pierre & Marie Curie University

Adapted by M. Dessouky

Ain Shams University 2019

# **Contents**

1	Introduction	3
2	Steps to follow	3
	2.1 Floorplanning	3
	2.2 Placement	3
	2.3 Routing	4
	2.4 Post-Layout Verification	4
	2.4.1 Layout-vs-Schematics (LVS)	4
	2.4.2 Design-Rule Checking	5
	2.5 Symbolic-to-Real Conversion	5

# 1 Introduction

In this project, you'll build a simple frame decoder chip. There are four parts of the project:

- 1. High-Level Design.
- 2. Low-Level Synthesis.
- 3. Design for test.
- 4. Placement and Routing (this document)

This document describes part (4) of the project; Physical Synthesis.

The **ALLIANCE** tools used are:

- ocp: Standard Cell Placer.
- **nero:** Over-Cell Router.
- **cougar:** Symbolic Netlist Extractor.
- lvx: Netlist comparator.
- graal: Symbolic layout editor.
- **druc:** Symbolic Design-rule checker.
- **Ring:** Pad ring router.
- s2r: Symbolic-to-Real layout converter.
- **dreal**: Real layout editor.

During physical synthesis, we are going to use the following technology parameter files (Both can be found in the supplied project\_techno.tar archive):

- **techno/techno-symb.rds**: the Symbolic technology parameters file.
- **techno/techno-035.rds**: A generic 0.35 micron technology parameters file.

# 2 Steps to follow

In the previous part of the project, we obtained several gate-level netlists (.vst) corresponding to different state encodings using the tool **SYF**. After netlist optimization, select the best netlist to continue with in the placement and routing flow below.

Generally, the file describing a netlist must have the same name as the one describing its physical layout (but of course the file extension is not the same). The netlist file file\_name.vst must correspond to the layout file file\_name.ap. Be careful not to overwrite a file by mistake!

#### 2.1 Floorplanning

Before starting physical synthesis, you must first construct the chip floorplanning. A sample floorplanning is provided in the lecture. <u>Draw a similar floorplan in your report showing the IO pad distribution around the core</u>.

#### 2.2 Placement

To launch placement, use the **ocp** tool;

>ocp -v -ring -ioc <connectors> <input\\_netlist> <output\\_layout>

The **–ioc** option permits to specify a placement for external connectors (pins) described in a .ioc file. Please refer to the lecture for an example of such file. The connectors must be in the north and in the south of your circuit. Add the .ioc file to the report Appendix.

The -ring option permits to automatically place the connectors for the ring pad placement tool. The <input\_netlist> is the optimized gate-level netlist filename without extension. Note that we never use file extensions with Alliance tools. Instead file types, and hence extensions, are specified using environment variables. In this case, the MBK\_IN\_LO variable should be set to vst. The last argument is the name of the .ap resulting symbolic layout file. The MBK\_OUT\_PH variable should be set to ap. It is recommended to name the output layout differently from the netlist.

In order to review the resulting placement, the symbolic layout editor **graal** can be used. Before launching graal, you should set the technology file environment variable **RDS\_TECHNO\_NAME** to the symbolic technology parameter file **techno/techno-symb.rds**. Graal alows to flatten the design to inspect the layout details of the standard cells. Add a snapshot of the obtained layout to your report.

#### 2.3 Routing

Routing the placed cells is done by using **nero** in the following way:

```
> nero -V -p <placement_layout> <netlist> <layout>
```

The -p option sets the name of the input placement layout file. Otherwise, the placement file is expected to have the same name as the netlist. **The final layout must have the same file name as the netlist**, but with different extensions. This will be required by the **ring** pad placement and routing tool, see below.

The layout editor tool **graal** can be then used to inspect the output layout. It should be the same as the placement file with over-the-cell routing added. Add a snapshot of the obtained layout to your report.

# 2.4 Post-Layout Verification

Post-layout verification is composed of two steps: electrical and physical. Electrical verification checks that the extracted netlist is exactly the same as the gate-level netlist (LVS), while physical verification checks if there are design-rule errors in the generated layout (DRC).

# 2.4.1 Layout-vs-Schematics (LVS)

Netlist comparison is done on two steps; first the netlist is extracted using the **cougar** tool. The original netlist is in **vst** format. We'll have the extracted netlist in **al** format, in order not to overwrite files. This can be achieved by setting the **MBK\_OUT\_LO** to **al**. Also, you should set the technology file environment variable **RDS\_TECHNO\_NAME** to the real technology parameter file **techno/techno-035.rds**.

Netlist extraction is then performed using the command:

```
> cougar -v <input\_layout> <extracted\_netlist>
```

This is followed by netlist comparison using the command:

```
> lvx vst al <input\_netlist> <extracted\_netlist> -:
```

Redirect the output of both tools to a log file using "> file\_lvx.log" and add the log files to the report Appendix.

# 2.4.2 Design-Rule Checking (DRC)

Design-rule checking can be done using two methods:

- Inside the layout editor tool **graal**, open the generated layout. Select from the menus Tools->Druc, then select the whole layout using the mouse.
- Using the **druc** design rule checker. In order to check symbolic rules, the technology file environment variable **RDS\_TECHNO\_NAME** should be set to the symbolic technology parameter file **techno/techno-symb.rds**.

```
> druc <layout>
```

Redirect the output to a log file using "> file\_druc.log" and add the log file to the report Appendix.

# 2.5 Symbolic-to-Real Conversion

Finally, the generated symbolic layout should be converted to a real fabrication technology. We'll use a standard cif output format for the real layout. The RDS\_OUT variable must be set to cif. Technology is specified by setting the RDS\_TECHNO\_NAME to the real technology parameter file techno/techno-035.rds. Conversion is then done using the command:

```
> s2r -v -r <chip\_layout>
```

You should obtain a <chip\_layout>.cif file ready for fabrication.

You can view this file using the **dreal** real layout viewer. Add a snapshot of the obtained flattened layout to your report.