Programming SAP-1 part 2

SAP1 Malvino.pdf

- The instruction format of SAP-1 Computer is (XXXX) (XXXX)
- the first four bits make the opcode while the last four bits make the operand(address).
- SAP-1 instruction set consists of following instructions

Mnemonic	Operation	OPCODE
LDA	Load addressed memory contents into accumulator	0000
ADD	Add addressed memory contents to accumulator	0001
SUB	Subtract addressed memory contents from accumulator	0010
OUT	Load accumulator data into output register	1110
HLT	Stop processing	1111

Exercise 1

• Q: Translate the program into SAP1 machine language.

• Program:

Address	Instruction
OH	LDA 9H
1H	ADD AH
2H	ADD BH
3H	SUB CH
4H	OUT
5H	HLT

Answer:

Machine language:

Address	Instruction
0000	0000 1001
0001	0001 1010
0010	0001 1011
0011	0010 1100
0100	1110 XXXX
0101	1111 XXXX

Exercise 2

• Q: Write down the program (assembly language and machine language) to get the result in SAP1 for the following arithmetical expression.

$$16 + 20 + 24 - 32$$
 (decimal)

Answer:

Contents Address Assembly language: LDA 9H 0H ADD AH 1H ADD BH 2H SUB CH 3H OUT 4H 5H HLT XX 6H XX 7H XX 8H 10H 9H 14H AH 18H BH 20H CH

Answer:

Contents Address Machine language: 0000 1001 0000 0001 1010 0001 0001 1011 0010 0010 1100 0011 1110 XXXX 0100 The program is 1111 XXXX 0101 XXXX XXXX 0110 stored in the low-XXXX XXXX 0111 memory. And data is XXXX XXXX 1000 stored in the high-0001 0000 1001 memory. 0001 0100 1010 0001 1000 1011 0010 0000 1100


Machine cycle and Instruction cycle

SAP1 has six T-states (three fetch and three execute cycles) reserved for each instruction. Not all instructions require all the six T-states for execution. The unused T- state is marked as No Operation (NOP) cycle. Each T-state is called a machine cycle for SAP1. A ring counter is used to generate a T-state at every falling edge of clock pulse. The ring counter output is reset after the 6th T-state.

FETCH CYCLE – T1, T2, T3 machine cycle

EXECUTE CYCLE - T4, T5, T6 machine cycle

Ring counter






Figure: a. Ring counter symbol b. Clock and timing signals

Ring counter

Ring Counter

Earlier, we discussed the SAP-1 ring counter (see Fig. 8-16 for the schematic diagram). Figure 10-2a symbolizes the ring counter, which has an output of

$$\mathbf{T} = \mathbf{T}_6 \mathbf{T}_5 \mathbf{T}_4 \mathbf{T}_3 \mathbf{T}_2 \mathbf{T}_1$$

At the beginning of a computer run, the ring word is

$$T = 000001$$

Successive clock pulses produce ring words of

T = 000010

T = 000100

T = 001000

T = 010000

T = 100000

Then, the ring counter resets to 000001, and the cycle repeats. Each ring word represents one T state.

Machine cycle and Instruction cycle

SAP1 has six T-states (three fetch and three execute cycles) reserved for each instruction. Not all instructions require all the six T-states for execution. The unused T- state is marked as No Operation (NOP) cycle. Each T-state is called a machine cycle for SAP1. A ring counter is used to generate a T-state at every falling edge of clock pulse. The ring counter output is reset after the 6th T-state.

FETCH CYCLE

FETCH CYCLE – T1, T2, T3 machine cycle

T1 (address state),

T2 (Increment state),

T3 machine cycle (Memory state)

EXECUTE CYCLE


EXECUTE CYCLE - T4, T5, T6 machine cycle

The next three states (T4, T5, T6) are the execution cycle of SAP1. The register transfers during the execution cycle depend on the particular instruction being executed. For example, LDA 9H requiers different register transfer than ADD BH.

Instruction routine

- LDA routine
- ADD routine
- SUB routine
- OUT routine
- HLT routine

T1, T2, T3 machine cycle is same for all instruction



Block diagram of Simple-As-Possible (SAP)-1 Architecture