Assignment 4

Dec. 22, 2021

1 DIGITAL DESIGN THEORY

Q. 1

J	K	Q(t+1)
0	0	Q
0	1	0
1	0	1
1	1	Q'

$$Q_{t+1} = JQ^\prime + K^\prime Q$$


$$Q_{t+1} = T'Q + TQ' = T \oplus Q$$

Q. 2

$$A(t+1) = x'A' + B'A$$

$$B(t+1) = xB' + AB$$

(b)



Q. 3

Present State			N	te	Flip-Flop Inputs			
C_t	B_t	A_t	C_{t+1}	B_{t+1}	A_{t+1}	T_C	T_B	T_A
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	0	0	1
0	1	0	X	X	X	X	Χ	Χ
0	1	1	0	0	1	0	1	0


1	0	0	1	1	0	0	1	0
1	0	1	X	Χ	X	X	X	X
1	1	0	1	1	1	0	0	1
1	1	1	0	1	1	1	0	0

First by listing the state table (with don't care conditions) above, we can simplify the input equation:

$$T_A = A \oplus B$$

$$T_B = B \oplus C$$

$$T_C = (A \oplus C)'$$




One must notice that once the counter enters one of the unused states (a.k.a. 101 or 010) accidentally, the timing circuit will cycle through invalid states and will not be able to jump back to the scheduled state transfer sequence.

Present State			Flip	-Flop	Inputs	Next State		
C_t	B_t	A_t	T_C	T_B	T_A	C_{t+1}	B_{t+1}	A_{t+1}
0	1	0	1	1	1	1	0	1
1	0	1	1	1	1	0	1	0

To avoid this, we should change our design to let the FSM that enters the unused state enter one of the valid states at the next clock pulse.

We can simply change $T_C = (A \oplus C)'$ to $T_C = ABC + A'B'C'$, then the FSM can correct these two unused states as shown below.



Before After


$$S = x \oplus y \oplus Q$$

$$C = xy + Q(x + y)$$

$$D = C$$

$$Q_{t+1} = D$$


x	y	Q	S	C	D	Q(t+1)
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	1	0	0	0
0	1	1	0	1	1	1
1	0	0	1	0	0	0
1	0	1	0	1	1	1
1	1	0	0	1	1	1
1	1	1	1	1	1	1



Note that the lines are marked as Input (xy) / Output (S)


Q. 5

Knowing that "keeping the least significant bits as such until the first 1, and then complementing all bits", we should shift out the LSB first and let the FSM be in state a as shown below. "Until the first 1" prompts us to let the condition of stepping into state b be meeting the first 1, then FSM should never back to state A, until be reset to ready for another convertion.



Present State	Next	State	Output		
r resent State	x = 0	x = 1	x = 0	x = 1	
0	0	1	0	1	
1	1	1	1	0	

$$Q_{t+1} = x + Q$$
Output = $x \oplus Q$



Note that the D-FF should be 0 initially, thus we need a reset signal to help the FSM to step into state *a*.

2 DIGITAL DESIGN LAB

2.1 Task 1

```
if (!rst) begin
10
            q <= 0;
        end else begin
            case ({j, k})
                'b00: q <= q;
                                 // keep
                'b11: q <= ~q; // reverse
                'b10: q <= 1;
                                 // set
                                // reset
                'b01: q <= 0;
            endcase
        end
    end
20
    endmodule
21
```

Listing 1: JKFF (Design File)

```
module task1(
   input clk, rst,
   input x,
   output a, b

);
flags fight(clk, rst, ~x, b, a); // leave qn unwired
   jkff jk2(clk, rst, x, ~a, b); // leave qn unwired
endmodule
```


Listing 2: Task 1 - Step 2 (Design File)

```
`timescale 1ns/1ps
    module jkff_test();
    reg clk, rst;
    reg j, k;
    wire q, qn;
    jkff jk(clk, rst, j, k, q, qn);
    initial begin
10
        clk = 0;
        forever #10 clk = ~clk;
    end
    initial begin
15
        \{rst, j, k\} = b000;
        #5; // to demostrate that FF only changes its output at posedge clk
        while (\{rst, j, k\} < b111) begin
            #20 \{ rst, j, k \} = \{ rst, j, k \} + 'b1;
        end
        #10 $finish();
21
22
    endmodule
```


Listing 3: JKFF (Testbench)

```
`timescale 1ns/1ps
    module task1_test();
    reg clk, rst;
    reg x;
    wire a, b;
    task1 tsk1(clk, rst, x, a, b);
    initial begin
10
        clk = 0;
         forever #10 clk = ~clk;
    end
13
15
    initial begin
       \{clk, rst, x\} = b000;
       #100 x = 1;
       #100 x = 0;
       #20 $finish();
    end
20
    initial begin
         #50 rst = \sim rst;
    end
24
    endmodule
```

Listing 4: Task 1 - Step 2 (Testbench)




The waveform of JKFF's simulation shows: ① When the **rst** is set 0, JKFF always outputs 0 as q and 1 as q_n, since the rst is low-activated; ② No matter when do **J & K** change, the JKFF only changes its output at **posedge clk**, as 130 ns shows; ③ When not in the reset mode, the four cases of $\{j, k\}$ can properly set / reset / keep / reverse q.



We first demonstrate the reset mode in 0 - 50 ns, then by comparing the waveform and the state diagram we drew in Q. 2, we say the code works correctly: starting from 50 ns, when $\{a, b\}$ is 00, given x

= 0 will let it step into state 10, and the left 0 make it loop in state 10. In state 10, x = 1 lets it step into 11, then whatever x is, it steps into 01 in the next palus, after that, it keep switching the state between 00 and 01, unless a zero lets it changed into 10.



2.2 Task 2

```
module sr74195(
         input cp, mr_n, pe_n,
         input j, k_n,
         input d3, d2, d1, d0,
         output reg q3, q2, q1, q0,
         output q0_n
    );
    assign q0_n = \sim q0;
    always @ (posedge cp, negedge mr_n) begin
10
         if (!mr_n) begin
             {q3, q2, q1, q0} \leftarrow b0000;
         end else begin
             if (!pe_n) begin
                  \{q3, q2, q1, q0\} \leftarrow \{d3, d2, d1, d0\};
             end else begin
                  case ({j, ~k_n})
                      'b00: {q3, q2, q1, q0} <= {q2, q1, q0, q0};
                      'b11: {q3, q2, q1, q0} <= {q2, q1, q0, ~q0};
                      'b10: \{q3, q2, q1, q0\} \leftarrow \{q2, q1, q0, 1'b1\};
                      'b01: {q3, q2, q1, q0} <= {q2, q1, q0, 1'b0};
                  endcase
             end
         end
    end
25
    endmodule
```

Listing 5: Shifting Register 74195 (Design File)

```
qs[3], qs[2], qs[0]);
endmodule
```

Listing 6: Johnson Counter (Design File)

```
`timescale 1ns/1ps
    module sr74195_test();
    reg cp, mr_n, pe_n;
    reg j, k_n;
    reg d3, d2, d1, d0;
    wire q3, q2, q1, q0, q0_n;
    sr74195 sr(cp, mr_n, pe_n, j, k_n,
               d3, d2, d1, d0,
                q3, q2, q1, q0, q0_n);
11
    initial begin
        cp = 0;
14
        forever #5 cp = \sim cp;
15
    end
16
    initial begin
18
        {j, k_n, mr_n, pe_n} = 4'b0000; // reseting, enable parallel input
        {d3, d2, d1, d0} = 4'b0101;
20
        \#5 \text{ mr_n} = 1'b1; // not reseting
        \#10 \{d3, d2, d1, d0\} = 4'b1010; // demostrating parallel input
22
        #10 mr_n = 1'b0; // master reset
        #10 {mr_n, pe_n} = 2'b11; // not reseting, disable parallel input
        while ({j, k_n} < 2'b11) begin
            #10 \{j, k_n\} = \{j, k_n\} + 1; // each time, shifting in 2 bits
        end
28
        #10 $finish();
    end
31
    endmodule
32
```

Listing 7: Shifting Register 74195 (Testbench)

```
timescale 1ns/1ps

module johnson_test();
reg clk, rst_n;
wire [3:0] out;

johnson js(clk, rst_n, out);

initial begin
    clk = 0;
forever #5 clk = ~clk;
```

```
end
initial begin
rst_n = 0;
#10 rst_n = 1;
#200 $finish();
end
end
endmodule
```

Listing 8: Johnson Counter (Testbench)



This waveform first shows enabling parallel input, then demo the master reset function. After that, disabling the parallel input and start to shifting in digits, using the rule of JKFF.



Trivally, this Johnson Counter works as we expected.

2.3 Task 3


```
`timescale 1ns/1ps
    module freq_div#(parameter N = 1000)(
                 input clk,
                 input rst,
                 output reg clk_out
    );
    integer counter;
    always @(posedge clk, posedge rst) begin
         if (rst) begin
             clk_out <= 0;</pre>
              counter <= 0;</pre>
         end
         else if (counter == N-1) begin
14
             clk_out <= ~clk_out;</pre>
              counter <= 0;</pre>
         end
         else begin
```

```
counter <= counter + 1;</pre>
19
        end
20
    end
    endmodule
    module seg_tube (
        input clk, mode, // mode ? CS207 : 2021F
        input rst,
        output reg [7:0] seg_en,
        output reg [7:0] seg_out
    );
30
    reg [2:0] now_state;
33
    always @ (posedge clk, posedge rst) begin
34
        if (rst) now_state <= 0;</pre>
        else begin
            if (now_state == 4) now_state <= 0;</pre>
            else now_state <= now_state + 1;</pre>
        end
40
    end
41
    always @ (now_state) begin
42
        seg_en = \sim(8'b1 \ll now_state);
        case (now_state)
            0: seg_out = mode ? 8'b1111_1000
                                : 8'b1000_1110; // F
                                                  // 0
            1: seg_out = mode ? 8'b1100_0000
                                : 8'b1111_1001; // 1
            2: seg_out =
                                  8'b1010_0100; // 2
49
            3: seg_out = mode ? 8'b1001_0010
                                : 8'b1100_0000; // 0
51
            4: seg_out = mode ? 8'b1100_0110
                                                 // C
                                : 8'b1010_0100; // 2
            default: seg_out = 8'b1111_1111; // DISABLE
54
        endcase
55
    end
    endmodule
57
    module top (
        input clk, rst,
61
        input mode,
        output [7:0] seg_en, seg_out
    );
64
    wire sub_clk;
65
    freq_div#(1000) div(clk, rst, sub_clk);
66
    seg_tube st(sub_clk, mode, rst, seg_en, seg_out);
    endmodule
68
```

Listing 9: Design File

```
set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[7]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_en[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[7]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[2]}]
14
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_out[0]}]
16
    set_property IOSTANDARD LVCMOS33 [get_ports clk]
    set_property IOSTANDARD LVCMOS33 [get_ports mode]
18
    set_property IOSTANDARD LVCMOS33 [get_ports rst]
    set_property PACKAGE_PIN Y18 [get_ports clk]
20
    set_property PACKAGE_PIN W4 [get_ports mode]
    set_property PACKAGE_PIN S6 [get_ports rst]
    set_property PACKAGE_PIN A18 [get_ports {seg_en[7]}]
    set_property PACKAGE_PIN A20 [get_ports {seg_en[6]}]
24
    set_property PACKAGE_PIN B20 [get_ports {seg_en[5]}]
    set_property PACKAGE_PIN E18 [get_ports {seg_en[4]}]
    set_property PACKAGE_PIN F18 [get_ports {seg_en[3]}]
    set_property PACKAGE_PIN D19 [get_ports {seg_en[2]}]
    set_property PACKAGE_PIN E19 [get_ports {seg_en[1]}]
    set_property PACKAGE_PIN C19 [get_ports {seg_en[0]}]
    set_property PACKAGE_PIN E13 [get_ports {seg_out[7]}]
    set_property PACKAGE_PIN C15 [get_ports {seg_out[6]}]
    set_property PACKAGE_PIN C14 [get_ports {seg_out[5]}]
    set_property PACKAGE_PIN E17 [get_ports {seg_out[4]}]
34
    set_property PACKAGE_PIN F16 [get_ports {seg_out[3]}]
    set_property PACKAGE_PIN F14 [get_ports {seg_out[2]}]
    set_property PACKAGE_PIN F13 [get_ports {seg_out[1]}]
    set_property PACKAGE_PIN F15 [get_ports {seg_out[0]}]
```

Listing 10: Constraint File





The above uses the right most switch (W4) to change the contents. When it is switched on, it displays "CS207", while off, displays "2021F".