

Data Sheet

VL800 4-Port USB 3.0 Host Controller

April 25, 2010 Revision 0.81



VIA Labs, Inc. www.via-labs.com

7F, 529-1, Chung-Cheng Road, Hsin-Tien, Taipei, Taiwan Tel: (886-2) 2218-1838 Fax: (886-2) 2218-8924 Email: sales@via-labs.com.tw



Revision History

Rev	Date	Initial	Note	
0.61	4/9/2010	TS	First release	
0.62	4/12/2010	AL	1. Describe firmware upgrade feature	
			2. Describe battery charging feature	
0.81	4/25/2010	TS	1. Updated Mechanical Specification.	
			2. Replaced Pinout Diagram	
			3. Modify pin list and pin definition for SPI interface.	



Table of Contents

Revision History	2
Table of Contents	3
List of Figures	3
List of Tables	3
Product Features	4
VL800 System Overview	
Pinout	
Pin List	
Pin Descriptions	8
Signal Type Definition	AB.
USB 3.0 Root Hub Interface	
USB 2.0 Root Hub Interface	
PCI Express x1 Interface	
Analog Command Block	
SPI Flash Interface	
Test Pin	
Side Band signal and Miscellaneous	
Power and Ground	
Electrical Specification	
Package Mechanical Specifications	
Package Top Side Marking	. 13
List of Figures	
Figure 1 – VL800 Block Diagram	5
Figure 2 - VL800 Pin Diagram	6
Figure 3 – Mechanical Specification – QFN 88L 10x10x0.85 mm Package	. 12
Figure 4 - Package Top Side Marking	. 13
List of Tables	
Table 1 - VL800 Pin List	7



Product Features

VL800

4-Port USB 3.0 Host Controller

Compliant to Universal Serial Bus 3.0 Specification Revision 1.0

- Supports all transfer types: Control, Bulk, Stream, Interrupt, Isochronous
- Compliant to Universal Serial Bus 2.0 Specification
- Compliant to eXtensible Host Controller Interface (xHCI) Specification Revision 0.96

Support Legacy USB Function

 Four down-stream ports support SuperSpeed(SS), High-Speed (HS), Full-Speed (FS), and Low-Speed (LS)

Support Battery Charging Specification

- Compliant to Battery Charging Specification Revision 1.1
- Support for Battery Charging Specification Draft 2.0

Firmware Upgrade

- Support SPI interface for firmware upgrade (for Add-In card, etc.)
- Option to integrate firmware in system BIOS (for motherboard)

Compliant with PCI Express Base Specification 2.0

Supports ExpressCard Standard 2.0

In-house USB and PCIe PHY employs advanced CMOS process to reduce power consumption

- 3.3 V and 1.0 V power supply
- USB 3.0 low power states support

Software

- Initial Driver Support for Windows 7, Vista, and XP
 - Bulk Only Transfer (BOT)
 - USB Attached SCSI Protocol (UASP)
- Support various Linux kernels

Physical

QFN 88L green package (10x10x0.85 mm)

Applications

- Motherboard
- Notebook/Netbook
- Express Card
- Add-in Card
- Embedded System



VL800 System Overview

VIA Labs' VL800 is a single chip USB 3.0 Host controller which enables a PCI Express equipped platform to interface with USB Super-Speed (5 Gbps), High-Speed (480 Mbps), Full-Speed (12 Mbps), and Low-Speed (1.5 Mbps) devices. The root hub consists of four downstream facing ports, allowing simultaneous operation of multiple peripheral devices. The VL800 has an x1 PCI Express 2.0 bus interface that is backwards compatible with PCI Express 1.0.

The VL800 complies with the Universal Serial Bus 3.0 Specification and Intel's eXtensible Host Controller Interface (xHCI), and is fully backward compatible with USB 2.0 and 1.1 specifications, ensuring seamless connectivity of legacy USB devices.

With well-planned pinout and advanced process, VL800 based devices enjoy easy layout and low working temperature in a compact footprint. Sideband signal pins are available for showing power enable, over current, and LED status. VL800 is available in QFN 88L green package (10x10x0.85 mm) to fit small form-factor designs.




Figure 1 - VL800 Block Diagram



Pinout




Figure 2 - VL800 Pin Diagram



Pin List

Table 1 - VL800 Pin List

Pin Pin Name 1 VSUSUSB 45 VSUSUSB 2 SSREXT 46 USBHPE1# 3 VCCA3SSSM 47 USBHOC4# 4 SSTX3+ 48 USBHOC2# 6 VCCA10SSRX3 50 USBHOC1# 7 SSRX3+ 51 COREPWRDN# 8 SSRX3- 52 JTAGCK 9 VCCA33SS3 53 VDD 10 USBHP3+ 54 VSUS33 11 USBHP3- 55 JTAGTM 12 VCCA33SS3 56 JTAGTDQ 13 GND 57 JTAGTMS 14 SSTX4+ 58 SMI# 15 SSTX4+ 59 PEXWAKE* 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 <th></th> <th>Table 1 –</th> <th>VL800 I</th> <th>Pin List</th>		Table 1 –	VL800 I	Pin List
2 SSREXT 46 USBHPE1# 3 VCCA33SSM 47 USBHOC4# 4 SSTX3+ 48 USBHOC3# 5 SSTX3- 49 USBHOC1# 6 VCCA10SSRX3 50 USBHOC1# 7 SSRX3+ 51 COREPWRDN# 8 SSRX3- 52 JTAGCK 9 VCCA33SS3 53 VDD 10 USBHP3+ 54 VSUS33 11 USBHP3- 55 JTAGTDO 12 VCCA33SS3 56 JTAGTDO 13 GND 57 JTAGTNO 14 SSTX4+ 58 SMI# 15 SSTX4+ 58 SMI# 16 VCCA10SSRX4 60 PERRST# 17 SSRX4+ 61 SMCLK 18 SSRX4+ 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 <th>Pin</th> <th>Pin Name</th> <th>Pin</th> <th>Pin Name</th>	Pin	Pin Name	Pin	Pin Name
3 VCCA33SSM 47 USBHOC3# 4 SSTX3+ 48 USBHOC3# 5 SSTX3- 49 USBHOC1# 6 VCCA10SSRX3 50 USBHOC1# 7 SSRX3+ 51 COREPWRDN# 8 SSRX3- 52 JTAGCK 9 VCCA33SS3 53 VDD 10 USBHP3+ 54 VSUS33 11 USBHP3- 55 JTAGTDI 12 VCCA33SS3 56 JTAGTDO 13 GND 57 JTAGTMS 14 SSTX4+ 58 SMI# 15 SSTX4+ 59 PEXWAKE# 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 64 VSUS33	1	VSUSUSB	45	VSUS33
4 SSTX3+ 48 USBHOC3# 5 SSTX3- 49 USBHOC1# 6 VCCA10SSRX3 50 USBHOC1# 7 SSRX3+ 51 COREPWRDN# 8 SSRX3- 52 JTAGCK 9 VCCA33SS3 53 VDD 10 USBHP3+ 54 VSUS33 11 USBHP3- 55 JTAGTDI 12 VCCA33SS3 56 JTAGTDO 13 GND 57 JTAGTMS 14 SSTX4+ 58 SMI# 15 SSTX4+ 59 PEXWAKE# 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP2- 65 VDD 22 VCCA33SEG25 68 SSTX1+ </td <td>2</td> <td>SSREXT</td> <td>46</td> <td>USBHPE1#</td>	2	SSREXT	46	USBHPE1#
5 SSTX3- 49 USBHOC2# 6 VCCA10SSRX3 50 USBHOC1# 7 SSRX3+ 51 COREPWRDN# 8 SSRX3- 52 JTAGCK 9 VCCA33SS3 53 VDD 10 USBHP3+ 54 VSUS33 11 USBHP3+ 54 VSUS33 12 VCCA33SS3 56 JTAGTDO 13 GND 57 JTAGTMS 14 SSTX4+ 58 SMI# 15 SSTX4+ 58 SMI# 16 VCCA10SSRX4 60 PERRST# 16 VCCA31SSA4 61 SMCLK 18 SSRX4+ 61 SMCLK 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SEG2 68 SSTX1+ 25 PEXELY 69 SSTX1-	3	VCCA33SSM	47	USBHOC4#
6 VCCA10SSRX3 50 USBHOC1# 7 SSRX3+ 51 COREPWRDN# 8 SSRX3+ 52 JTAGCK 9 VCCA33SS3 53 VDD 10 USBHP3+ 54 VSUS33 11 USBHP3- 55 JTAGTDI 12 VCCA33SS3 56 JTAGTDO 13 GND 57 JTAGTMS 14 SSTX4+ 58 SMI# 15 SSTX4+ 59 PEXWAKE# 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4+ 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33FEG25 68 SSTX1+	4	SSTX3+	48	USBHOC3#
7 SSRX3+ 51 COREPWRDN# 8 SSRX3- 52 JTAGCK 9 VCCA33SS3 53 VDD 10 USBHP3+ 54 VSUS33 11 USBHP3- 55 JTAGTDI 12 VCCA33SS3 56 JTAGTDO 13 GND 57 JTAGTNS 14 SSTX4+ 58 SMI# 15 SSTX4+ 59 PEXWAKE# 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SSE4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- <td>5</td> <td>SSTX3-</td> <td>49</td> <td>USBHOC2#</td>	5	SSTX3-	49	USBHOC2#
8 SSRX3- 52 JTAGCK 9 VCCA33SS3 53 VDD 10 USBHP3+ 54 VSUS33 11 USBHP3- 55 JTAGTDI 12 VCCA33SS3 56 JTAGTDO 13 GND 57 JTAGTMS 14 SSTX4+ 58 SMI# 15 SSTX4+ 59 PEXMAKE# 16 VCCA10SSRX4 60 PERRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1- 25 PEXCEKT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1	6	VCCA10SSRX3	50	USBHOC1#
9 VCCA33SS3 53 VDD 10 USBHP3+ 54 VSUS33 11 USBHP3- 55 JTAGTDD 12 VCCA33SS3 56 JTAGTDO 13 GND 57 JTAGTMS 14 SSTX4+ 58 SMI# 15 SSTX4- 59 PEXWAKE# 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SE4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSX1 27 PEXCLK- 71 SSRX1-	7	SSRX3+	51	COREPWRDN#
10 USBHP3+ 54 VSUS33 11 USBHP3- 55 JTAGTDI 12 VCCA33SS3 56 JTAGTDO 13 GND 57 JTAGTMS 14 SSTX4+ 58 SMI# 15 SSTX4- 59 PEXWAKE# 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXEXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK 72 SSRX1- 28 PEXCLK 72 SSRX1-	8	SSRX3-	52	JTAGCK
11 USBHP3- 55 JTAGTDI 12 VCCA33SS3 56 JTAGTDO 13 GND 57 JTAGTMS 14 SSTX4+ 58 SMI# 15 SSTX4- 59 PEXWAKE# 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXELXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK 72 SSRX1- 28 PEXCLK 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS	9	VCCA33SS3	53	VDD
12 VCCA33SS3 56 JTAGTDO 13 GND 57 JTAGTMS 14 SSTX4+ 58 SMI# 15 SSTX4- 59 PEXWAKE# 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 24 VCCA33SEG25 68 SSTX1+ 25 PEXEXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1- 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRXO- 75 USBHP1+ 31 PEXTXO- 78 <	10	USBHP3+	54	VSUS33
13 GND 57 JTAGTMS 14 SSTX4+ 58 SMI# 15 SSTX4- 59 PEXWAKE# 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXEXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK+ 71 SSRX1- 29 VCCA33PEXX 73 VCCA33SS1 30 PEXRX0- 75 USBHP1- 31 PEXRX0- 75 USBHP1-<	11	USBHP3-	55	JTAGTDI
14 SSTX4+ 59 PEXWAKE# 15 SSTX4- 59 PEXWAKE# 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK- 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRXO- 75 USBHP1+ 31 PEXRXO- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTXO- 78 SSTX2-	12	VCCA33SS3	56	JTAGTDO
15 SSTX4- 59 PEXWAKE# 16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXX 73 VCCA33SS1 30 PEXRXO+ 74 USBHP1+ 31 PEXRXO- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTXO- 78	13	GND	57	JTAGTMS
16 VCCA10SSRX4 60 PEXRST# 17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78	14	SSTX4+	58	SMI#
17 SSRX4+ 61 SMCLK 18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK- 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0- 75 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0- 78 SSTX2- 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2-	15	SSTX4-	59	PEXWAKE#
18 SSRX4- 62 SMDAT 19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSR2 36 VDD 80	16	VCCA10SSRX4	60	PEXRST#
19 VCCA33SS4 63 TESTEN 20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81	17	SSRX4+	61	SMCLK
20 USBHP4+ 64 VSUS33 21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0- 78 SSTX2- 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS 81 SSRX2- 38 SPISO 84	18	SSRX4-	62	SMDAT
21 USBHP4- 65 VDD 22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0- 78 SSTX2- 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2- 41 USBHPE4# 85	19	VCCA33SS4	63	TESTEN
22 VCCA33SS4 66 VDD 23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCI 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84	20	USBHP4+	64	VSUS33
23 VDD 67 VDD 24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISI 82 VCCA33SS2 39 SPISI 83 USBHP2- 40 SPISO 84 USBHP2- 41 USBHPE4# 85	21	USBHP4-	6 5	VDD
24 VCCA33REG25 68 SSTX1+ 25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCI 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA10SSM 42 USBHPE3# <	22	VCCA33SS4	66	VDD
25 PEXREXT 69 SSTX1- 26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE3# 86 VCCA10SSM 43 USBHPE3# 86 VCCA10SSM 43 USBHPE2#	23	VDD	67	VDD
26 VCCA33REG12 70 VCCA10SSRX1 27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI	24	VCCA33REG25	68	SSTX1+
27 PEXCLK+ 71 SSRX1+ 28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE3# 86 VCCA10SSM 42 USBHPE2# 87 SSXI	25	PEXREXT	69	SSTX1-
28 PEXCLK- 72 SSRX1- 29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE3# 86 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI	26	VCCA33REG12	70	VCCA10SSRX1
29 VCCA33PEXRX 73 VCCA33SS1 30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI	27	PEXCLK+	71	SSRX1+
30 PEXRX0+ 74 USBHP1+ 31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI	28	PEXCLK-	72	SSRX1-
31 PEXRX0- 75 USBHP1- 32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI	29	VCCA33PEXRX	73	VCCA33SS1
32 VCCA33PEXM 76 VCCA33SS1 33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI	30	PEXRX0+		
33 PEXTX0+ 77 SSTX2+ 34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI	31	PEXRX0-	75	USBHP1-
34 PEXTX0- 78 SSTX2- 35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI	32	VCCA33PEXM	76	VCCA33SS1
35 VCCA33PEXTX 79 VCCA10SSRX2 36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI	33			SSTX2+
36 VDD 80 SSRX2+ 37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI				SSTX2-
37 SPICS# 81 SSRX2- 38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI				
38 SPISCLK 82 VCCA33SS2 39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI				
39 SPISI 83 USBHP2+ 40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI				
40 SPISO 84 USBHP2- 41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI				
41 USBHPE4# 85 VCCA33SS2 42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI				
42 USBHPE3# 86 VCCA10SSM 43 USBHPE2# 87 SSXI				
43 USBHPE2# 87 SSXI				
44 VSUS33 88 SSXO				
	44	VSUS33	88	SSX0



Pin Descriptions

Signal Type Definition

Name	Type	Signal Description		
Input	I	A standard input-only signal		
Output	0	A standard active driver		
Input/Output	I/O	A bi-directional signal		
Analog bias	A _{BIAS}	Analog bias or reference signal. Must be tied to external resistor and/or capacitor bias network		
Power	PWR	A power pin		
Ground	GND	A ground pin		

USB 3.0 Root Hub Interface

Pin Name	Pin #	I/O	Signal Description
SSTX1+	68	0	USB 3.0 DP1 Port Differential Transmit Data +
SSTX1-	69	0	USB 3.0 DP1 Port Differential Transmit Data -
SSRX1+	71	I	USB 3.0 DP1 Port Differential Receive Data +
SSRX1-	72	I	USB 3.0 DP1 Port Differential Receive Data -
VCCA10SSRX1	70	PWR	Analog 1.0V
VCCA33SS1	73,76	PWR	Analog 3.3V
SSTX2+	77	0	USB 3.0 DP2 Port Differential Transmit Data +
SSTX2-	78	0	USB 3.0 DP2 Port Differential Transmit Data -
SSRX2+	80	I	USB 3.0 DP2 Port Differential Receive Data +
SSRX2-	81	I	USB 3.0 DP2 Port Differential Receive Data -
VCCA10SSRX2	79	PWR	Analog 1.0V
VCCA33SS2	82,85	PWR	Analog 3.3V
SSTX3+	4	0	USB 3.0 DP3 Port Differential Transmit Data +
SSTX3-	5	0	USB 3.0 DP3 Port Differential Transmit Data -
SSRX3+	7	I	USB 3.0 DP3 Port Differential Receive Data +
SSRX3-	8	I	USB 3.0 DP3 Port Differential Receive Data -
VCCA10SSRX3	6	PWR	Analog 1.0V
VCCA33SS3	9,12	PWR	Analog 3.3V
SSTX4+	14	0	USB 3.0 DP4 Port Differential Transmit Data +
SSTX4-	15	0	USB 3.0 DP4 Port Differential Transmit Data -
SSRX4+	17	I	USB 3.0 DP4 Port Differential Receive Data +
SSRX4-	18	I	USB 3.0 DP4 Port Differential Receive Data -
VCCA10SSRX4	16	PWR	Analog 1.0V
VCCA33SS4	19,22	PWR	Analog 3.3V
VCCA33SSM	3	PWR	USB 3.0 Master Block Analog 3.3V



USB 2.0 Root Hub Interface

Pin Name	Pin #	I/O	Signal Description
USBHP1+	74	I/O	USB 2.0 DP1 Bus Data Plus (D+)
USBHP1-	75	I/O	USB 2.0 DP1 Bus Data Minus (D-)
USBHP2+	83	I/O	USB 2.0 DP2 Bus Data Plus (D+)
USBHP2-	84	I/O	USB 2.0 DP2 Bus Data Minus (D-)
USBHP3+	10	I/O	USB 2.0 DP3 Bus Data Plus (D+)
USBHP3-	11	I/O	USB 2.0 DP3 Bus Data Minus (D-)
USBHP4+	20	I/O	USB 2.0 DP4 Bus Data Plus (D+)
USBHP4-	21	I/O	USB 2.0 DP4 Bus Data Minus (D-)

PCI Express x1 Interface

Pin Name	Pin #	I/O	Signal Description
VCCA33PEXTX	35	PWR	Analog 3.3V
PEXTX0+	33	0	Transmitter Lane 0, Differential
PEXTX0-	34	0	Transmitter Lane 0, Differential -
VCCA33PEXM	32	PWR	Analog 3.3V
PEXRX0+	30	I	Receiver Lane 0, Differential +
PEXRX0-	31	I	Receiver Lane 0, Differential -
VCCA33PEXRX	29	PWR	Analog 3.3V
PEXCLK+	27	I	Reference Clock, Differential +
PEXCLK-	28	I	Reference Clock, Differential -
PEXWAKE#	59	I	Link Reactivation
VCCA33REG25	24	PWR	Analog 3.3V
VCCA33REG12	26	PWR	Analog 3.3V

Analog Command Block

		Assk	*
Pin Name	Pin #	IVO	Signal Description
SSXI	87	I	25M crystal input
SSXO	88	0	25M crystal output
VCCA10SSM	86	▶ PWR	1.0V OSC VDDA
SSREXT	2	A _{BIAS}	Connect to reference resistor for SuperSpeed USB
PEXREXT	25	A _{BIAS}	Connect to reference resistor for PCIe

SPI Flash Interface

Pin Name	Pin #	I/O	Signal Description
SPICS#	37	0	SPI Chip Select
SPISCLK	38	0	SPI Serial Clock Input
SPISI	39	0	SPI Serial Data Input
SPISO	40	I	SPI Serial Data Output



Test Pin

Pin Name	Pin #	I/O	Signal Description	
TESTEN	63	I	Test Mode Enable Do not connect for normal operation.	
			Internal pull down.	
JTAGCK	52	I	Test Clock	
JTAGTDI	55	I	Test Data In	
JTAGTDO	56	0	Test Data Out	
JTAGTMS	57	I	Test Mode Select	
SMCLK	61	I	SMbus clock, Open Drain	
SMDAT	62	I/O	SMbus data, Open Drain	

Side Band signal and Miscellaneous

Pin Name	Pin #	I/O	Signal Description
USBHPE1#	46	0	DP1 Power Enable
USBHPE2#	43	0	DP2 Power Enable
USBHPE3#	42	0	DP3 Power Enable
USBHPE4#	41	0	DP4 Power Enable
USBHOC1#	50	I	DP1 Over Current Indicator
USBHOC2#	49	I	DP2 Over Current Indicator
USBHOC3#	48	I	DP3 Over Current Indicator
USBHOC4#	47	I	DP4 Over Current Indicator
COREPWRDN#	51	0	Core power down
PEXRST#	60	I	System reset
SMI#	58	0	System Management Interrupt

Power and Ground

Pin Name	Pin #	I/O	Signal Description
GND	13	GND	Ground
VDD	23,36,53 <mark>,</mark> 65,66,67,	PWR	1.0V Core power
VSUS33	44,45,54, 64	PWR	3.3V suspend power
VSUSUSB	1	PWR	1.0V suspend power



Electrical Specification

Absolute Maximum Rating

Symbol	Parameter	Min	Max	Unit	Note
T _{STG}	Storage Temperature	-55	125	°C	_
T _A	Ambient Temperature	0	70	°C	_
V _{Sus33}	3.3V Power Supply Voltage	-0.5	3.69	V	_
V_{DD}	Input Voltage	-0.5	1.1	V	-
V_{SUSUSB}	Input Voltage	-0.5	1.1	V	- 1
V _{ESD}	Electrostatic Discharge	_	2	kV	Human Body Model

Note: Stress above conditions may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described.

DC Characteristics

$$\begin{split} & \text{Operating Conditions:} \\ & V_{\text{DD}} = 1.0 \text{ V} \pm 10\% \\ & V_{\text{SUSUSB}} = 1.0 \text{ V} \pm 10\% \\ & V_{\text{SUS33}} = 3.3 \text{V} \pm 10\% \\ & \text{GND} = 0 \text{V} \end{split}$$

Symbol	Parameter	Min Max	Unit	Note
V_{IL}	Input Low Voltage	-0.50 0.8	V	_
V_{IH}	Input High Voltage	2.0 VCC+0.5	V	_
V _{OL}	Output Low Voltage	- 0.4	V	IOL=4.0mA
V _{OH}	Output High Voltage	2.4 —	V	IOH=-1.0mA
I _{IL}	Input Leakage Current	+/-10	μΑ	0 <vin<vcc< td=""></vin<vcc<>
I _{OZ}	Tristate Leakage Current	- +/-20	μΑ	0 <vout<vcc< td=""></vout<vcc<>



Package Mechanical Specifications

Pb-free Maximum Temperature for IR Reflow

Parameter	Value	Unit
Maximum Temperature Tp	250	°C
Max Time within 5°C of Tp	30	seconds




Figure 3 - Mechanical Specification - QFN 88L 10x10x0.85 mm Package



Package Top Side Marking




Figure 4 - Package Top Side Marking



VIA Labs, Inc. www.via-labs.com

7F, 529-1, Chung-Cheng Road, Hsin-Tien, Taipei, Taiwan Tel: (886-2) 2218-1838

Fax: (886-2) 2218-8924 Email: sales@via-labs.com.tw

Copyright © 2010 VIA Labs, Inc. All Rights Reserved.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Labs, Inc. The material in this document is for information only and is subject to change without notice. VIA Labs, Inc. reserves the right to make changes in the product design without reservation and without notice to its users.

All trademarks are the properties of their respective owners.

No license is granted, implied or otherwise, under any patent or patent rights of VIA Labs, Inc. VIA Labs, Inc. makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Labs, Inc. assumes no responsibility for any errors in this document. Furthermore, VIA Labs, Inc. assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.