

jSystemC & Behavior Coding

Assignment 8, 2025-12-18

Abstract


Implement an any-order discrete-time Finite Impulse Response (FIR) digital filter, in 200MHz clock.

Please read carefully. All outputs required are described in the text. Five (5) points will be taken for each bug, missing required output and behavior.

The any-order FIR module with a SC_CTHREAD process

Description

1. A schematic of N^{th} -order discrete-time FIR filter is given below



2. Use the above schematic as the specification and implement a non-pipeline any-order FIR filter in SC_MODULE with a SC_CTHREAD process, for which the module must be named FIR. You also must name the SystemC files FIR.h and FIR.cpp. The default constructor defines a 16-tap FIR. The above restrictions are intended to facilitate the compilation of your code using my makefile. **Failure to do so will be penalized with 5 points.**
3. The input port is named x and its data type is sc_uint<32>.
4. The output port is named y and its data type is sc_uint<32>.
5. The positive triggering clock port is named clk. The synchronous active-low reset pin is named rst.
6. Let us do a *Moving Average Filter*, a.k.a. *boxcar filter*, where all $b_i = 1 / (N + 1)$. For example, for N is 16, $b_i = 1/17 \approx 0.05882353$.
7. Let us use a fixed-point system of w1=32 and iwl=16 for all

computations. Then above $b_i = 0x00000F0F$. However, this is to explain how you will compute the b_i value in the module. Notice that in your code, you need to compute b_i based on the tap value using the above-mentioned fixed-point system. Then, you must transform the fixed-point b_i value computed into a `sc_uint<32>` variable. Below is the example code snippet that you **can use in the reset behavior** to generate the 32-bit fixed-point b_i value:

```
sc_fixed<32, 16> fb;
sc_uint<32> b;           // the  $b_i$ 
// tap value is taken from SC_CTOR
const unsigned int tap;
// Use sc_fixed to get the fixed-point value
fb = (float)1/(tap+1);
// Copy the computed fb value bit-by-bit to b
for (int i = 0; i < 32; i++) // copy bit-by-bit
    b[i] = fb[i];
```

8. The reset behavior is to reset all delays to 0 and b_i generation and setting.

sc_main

Description

1. Create a test suite, i.e., `sc_main`, and you must name the file `main.cpp`, that
 - o Instantiate an `FIR` module with 32 taps and name it `fir32`.
 - o Instantiate another `FIR` module with 48 taps and name it `fir48`.
 - o Give a 200MHz clock to both `fir32` and `fir48`.
 - o Read 64 input data, one by one, and feed them into the `x` port of `fir32` and `fir48`, from a file named “`firData`.” Again, you **must** name the file exactly as specified above to avoid a 5-point penalty.
2. Create a trace file named `RESULT.vcd`. And trace ports are shown in the following order:
 - ▶ `clk`
 - ▶ `rst`
 - ▶ `x`
 - ▶ `y32`
 - ▶ `y48`

makefileDescription

A `makefile` must be provided, with proper modifications to your environment.

Using Generative AI

Please utilize the code generator AI to generate the `FIR` module. Although GenAI may generate an incorrect `SC_CTHREAD` process, please verify it carefully and thoroughly to confirm that the module is correctly implemented in the way taught in the class.

Please turn in all the `FIR` source codes and `main.cpp` described in the **sc_main** section, plus the `makefile`. Do not turn in the executable and waveforms.

Due date

3:00 PM, December 25th, 2025

Score weight (towards the final grade) 10%