

[CSEN402] Computer Organization & System Programming, Spring 2017 Milestone II Information

Deadline: Sunday, April 23rd, 2017 (11:59pm)

Description

- Use **Logisim** to implement the **combinational control circuit** for a program that multiplies two numbers as discussed in Lecture 8. (Sample program to be simulated can be found below)
- This requires analyzing and adding the control gates for the **registers**, the **memory**, and **E** for this program only.
- Build the full basic computer system needed to run this program by integrating the work
 of this milestone with the previous milestone. Please use the solution of Milestone I
 provided on the MET website.


```
ORG 0
     BSA MUL
     HEX 000F
     HEX 000B
     HEX 0000
     HLT
MUL, HEX 0
     LDA MULI
     STA Y
     ISZ MUL
     LDA MULI
     STA X
     ISZ MUL
LOP, CLE
     LDA Y
     CIR
     STAY
     SZE
     BUN ONE
     BUN ZRO
ONE, LDA X
     ADD P
     STA P
     CLE
ZRO, LDA X
     CIL
     STAX
     ISZ CTR
     BUN LOP
     LDA P
     STA MULI
     ISZ MUL
     BUN MULI
CTR, DEC-8
     HEX 0000
     HEX 0000
     HEX 0000
```



German University in Cairo Faculty of Media Engineering and Technology Dr. Mohamed ElMahdy

Hints

- 1. Make sure that all unused control signals are equal to zero to ensure running a stable program.
- 2. For HLT, you need to add S flip flop. This flip flop is directly connected to the increment signal of SC. The SC should not get incremented once S is cleared.
- 3. The clear signal for counter registers in Logisim is asynchronous, which means that once the signal becomes 1, the register clears without waiting for the next positive clock transition. To solve this, add a flip flop to the CLR signals of only the registers you will use. This flip flop will enforce synchronous signal receipt as it is only activated at the edge. (This connection is shown in the diagram below)



- 4. Use **Tunnel** from **Wiring** components to prevent having a lot of interconnected wires.
- 5. After analyzing and connecting the corresponding control logic gates, convert the previous code to machine code. (Using Basic Computer Simulator posted on the MET website, or manually)
- 6. Edit the memory components by adding the machine code of the program after conversion.
- 7. To prevent clearing the memory contents each time you close the circuit file, save the contents as a .txt file by a right click on the memory.
- 8. Next time you open the circuit, right click on the circuit and load the pre-saved text file.
- 9. Your circuit file should include 3 circuits; main that includes the common bus system, ALU, and LCU that includes control logic gates.
- 10. You will need to add an encoder at the selection lines of the ALU
- 11. You can implement an additional part as a bonus: a program controlled I/O.



German University in Cairo Faculty of Media Engineering and Technology Dr. Mohamed ElMahdy

Submission Guidelines

- You are **not allowed** to submit more than one file. You have to submit a single **.circ** file that includes the complete circuit.
- The team representative is the one who is responsible for submitting the file in behalf of all team members.
- The circuit file should be sent to csen402ss2017@gmail.com as an attachment.
- The submission should be through any mail account except the **GUC mail** account in order to get an auto reply. You have to save this auto reply until your submission grade is posted, as this is the proof of your submission.
- BOTH EMAIL SUBJECT and FILE NAME must be in the format [TeamID][Milestone Code]. (i.e. [003][M2]). Otherwise, the file will be lost and all team members lose the milestone grade.

Appendix

Basic Computer Microoperations

Fetch	T ₀ :	$AR \leftarrow PC$
i ettii	T ₁ :	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	T ₂ :	D0,, D7 \leftarrow Decode IR(12 \sim 14), AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)
Indirect	D ₇ 'IT ₃ :	AR ← M[AR]
Memory-R		I VIV — INITVIT
AND	D ₀ T ₄ :	$DR \leftarrow M[AR]$
AND	D ₀ T ₅ :	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$
ADD	D ₁ T ₄ :	$DR \leftarrow M[AR]$
ADD	D ₁ T ₅ :	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	D ₂ T ₄ :	$DR \leftarrow M[AR]$
LDA	D ₂ T ₄ . D ₂ T ₅ :	$AC \leftarrow DR, SC \leftarrow 0$
STA	D ₃ T ₄ :	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	D ₄ T ₄ :	$PC \leftarrow AR, SC \leftarrow 0$
BSA	D ₅ T ₄ :	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	D ₅ T ₄ . D ₅ T ₅ :	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	D ₆ T ₄ :	$DR \leftarrow M[AR]$
	D ₆ T ₄ . D ₆ T ₅ :	$DR \leftarrow DR + 1$
	D ₆ T ₆ :	$M[AR] \leftarrow DR$, if $(DR=0)$ then $(PC \leftarrow PC + 1)$, $SC \leftarrow 0$
Register-Re	eference (D ₇ I'T ₃ = r, I	
Negister-Ne	r:	$SC \leftarrow 0$
CLA	rB ₁₁ :	AC ← 0
CLE	rB ₁₀ :	E ← 0
CMA	rB ₉ :	AC ← AC'
CME	rB ₈ :	E ← E'
CIR	rB ₇ :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB ₆ :	$AC \leftarrow Shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB ₅ :	$AC \leftarrow AC + 1, E \leftarrow C_{out}$
SPA	rB4:	If(AC(15) =0) then (PC \leftarrow PC + 1)
SNA	rB ₃ :	If(AC(15) = 1) then (PC \leftarrow PC + 1)
SZA	rB ₂ :	If $(AC = 0)$ then $(PC \leftarrow PC + 1)$
SZE	rB ₁ :	If $(E=0)$ then $(PC \leftarrow PC+1)$
HLT	rB ₀ :	
пы	1100.	S ← 0